These free resources are available to the Intel® Developer Network for PCI Express* Architecture community.

PCI Express* Specifications

The PHY Interface for the PCI Express* (PIPE) Architecture Revision 4.3 is an updated version of the PIPE spec that supports PCI Express Gen 3, SATA, and USB 3.1 architectures, as well as preliminary review content for support of L1 PM substates, precision timing (PTM), and PCI Express 4.0 (rev .3). By downloading and reading the spec, you agree to the obligations set forth in the Intel® Developer Network for PCI Express* Architecture user agreement.

The PHY Interface for the PCI Express (PIPE) Architecture Revision 4.2 is an updated version of the PIPE spec that supports PCI Express Gen 3, SATA, and USB 3.1 architectures, as well as an alternate clocking scheme for the PIPE interface. By downloading and reading the spec, you agree to the obligations set forth in the Intel Developer Network for PCI Express Architecture user agreement.

The PHY Interface for the PCI Express (PIPE) Architecture Gen 4 is a draft version of the PIPE spec that supports PCI Express Gen 3, SATA and USB architectures. By downloading and reading the spec you agree to the obligations set forth in the Intel Developer Network for PCI Express Architecture user agreement.

PCI Express* Resources

If you’re new to PCI Express*, check out content from the PCI-SIG.
Read the PDF (744 KB) >

Podobne filmy