

Intel[®] Xeon[®] Processor E5 v4 June 2018 Product Family Thermal Ma a underned u

indefined undefined undefi



ndefined undefined undefin Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Learn more at Intel.com, or from the OEM or retailer.

No computer system can be absolutely secure. Intel does not assume any liability for lost or stolen data or systems or any damages resulting from such losses.

You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppal or otherwise) to any intellectual property rights is granted by this document. The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

Intel® Turbo Boost Technology requires a PC with a processor with Intel Turbo Boost Technology capability. Intel Turbo Boost Technology performance varies depending on hardware, software and overall system configuration. Check with your PC manufacturer on whether your system delivers Intel Turbo Boost Technology. For more information, see http://www.intel.com/technology/turboboost

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by visiting www.intel.com/design/literature.htm.

Jount. Intel, Xeon, and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

Jurati undefined undefined Copyright © 2018, Intel Corporation. All Rights Reserved.

defined undefined ! Intel® Xeon® Processor E5-2600 v4 Product Family Thermal Mechanical Specification and Design Guide - A undefit June 2018



	adefine	Lefineo -		red V
	a undefined undefine	ed undefined undefined	(intel)	
	3 Un.	ad unot	unethis	
ndefi	ontents defin			
ined -	ed une	, un	<u>76.</u>	
1			7	ined
2	 2.2 Embedded Server Thermal Provide Server Thermal Provide Server Thermal Processor Thermal Features 2.3 Processor Thermal Features 2.3.1 Absolute Processor Termal Science Scien	s and Features on (M) ofiles Profile rofile comperature ctivation	11 13 13 14 14 15 15 15 16	
3	Processor Thermal Specifications3.1Thermal Specifications3.2TCASE and DTS Based Therm3.3Thermal Metrology3.4Server Processor Thermal Pro			atinet
efined under	4.2 Package Loading Specification4.3 Processor Mass Specification .	าร		efine
5 defined undef A B	 4.4 Processor Materials	a Examples		
lefiner A	Mechanical Drawings			
В	Embedded Thermal SolutionsB.1Performance TargetsB.2Mechanical Drawings and Sup	pplier Information		defin
	ined undern	stined undefiner	ned undefined u.	
idefined unde	B.1 Performance Targets B.2 Mechanical Drawings and Sup	oplier Information	undefit	defi
	d undefinet	undefined L.	terined ut	
	Xeon® Processor E5-2600 v4 Product Family nal Mechanical Specification and Design Guide 2018	Jefined W.	Jefined unor 3	
lefineu	and un		d uno-	



dell		undefine	stined une
	inte	Indefined un	nde
ind	Figures	a defined to sined unit	
ed u.	2-1	Margin to Thermal Spec (M)12	
efille	2-2	NEBS TCASE Thermal Profile Example	Inor
	2-3	NEBS DTS Thermal Profile Example	
	2-4	Thermal Characterization Parameters	
	3-1	Typical Thermal Profile Graph (Illustration Only)	
	3-2	TCASE Measurement Location	
	4-1	Processor Package Assembly Sketch	
	4-2	Intel® Xeon® Processor E5-2600 v4 Processor Substrate Size	
	4-3	Processor Markings	
	A-1	Package Mechanical Drawing (Sheet 1 of 2)	
	A-2	Package Mechanical Drawing (Sheet 2 of 2)	
tine ⁰	B-1	ATCA Heatsink Performance Curves	
16th	B-2	ATCA Reference Heatsink Fin and Base (Sheet 1 of 2)	
	B-3	ATCA Reference Heatsink Fin and Base (Sheet 2 of 2)42	ed
		, une ade.	1 of 1110
	Tables	d UII.	noe
	Tables	defin.	V.
		Terms and Descriptions	,
	1-1		

Tables

	1-1	Terms and Descriptions	
	1-2	Reference Documents	
undefined undef	2-1	DTS 2.0 Margin From PECI12	
	2-2	DTS 2.0 Margin From Processor Register: CSR for PACKAGE_THERM_MARGIN13	
e o	3-1	Intel Xeon Processor E5-2600 v4 Processor Family Thermal Profiles	
46th.	3-2	Intel Xeon Processor E5-4600 v4 Product Family TCASE and DTS	undefined un
inos		Thermal Profiles, and Correction Factors	
	3-3	Intel Xeon Processor E5-1600 v4 Product Family TCASE and DTS	efille
	2 4	Thermal Profiles, and Correction Factors 25 Embedded Server Processor Thermal Profiles 26	noc
	3-4 4-1	Embedded Server Processor Thermal Profiles	
	4-1 4-2	Processor Loading Specifications	
		Load Limits for Package Handling	
. (4-3 A-1	List of Mechanical Drawings	
	B-1	Defense of Themsel Colution Develops Conditions	
du	B-2	High Case Temperature Thermal Profile	
y undefined unde	B-3	Mechanical Drawings List	
der	20	Mechanical Drawings List	d'u
UI.		inde definit	
		du.	gerr
		dine ed t	UN
		der gine	
		d un definition	
		d U.	
	e, I, I,		
, un		der	
e o		d un	
16/11.		siner du.	
Inos		dein	
		une	efine
		neo d'un	
		definition	
		den.	
		ed e une oder	
4	stine	Intel® Xeon® Processor E5-2600 v4 Product Family	
		June 2018	
du.		uno-dein	
since		Kererence Thermal Solution Boundary Conditions	



ndefined undefined undefined undefined

	d under.	1. efine
und	sion History etimed undefined undefi	intel
	ed une	une
Revis	sion History	ined une
<u> </u>	od une	
	defined sined s	
Revision Number	Description	Date
001	Initial Release	March 2016
002	Added Intel Xeon processor E5-1600 v4 and E5-4600 v4 product families.	June 2016
003	Section 2.3.3.2: Clarified register to read for anomalous power ratio.	December 2017
004	Appendix A: Updated drawing.	June 2018
004	10 ⁰⁰ 8 A6	Sur.
	d ^{un} s	
	estine ineo	
	unde defini	
	ed t	nder.
	leftine ineo	d un
	nor	
	4 Une	
1 efille		dui
Inoc	den	stine
	d une	No.
	sine ^{ct}	
	den	
	d une	
	sinet ad u.	unos
	den	ed
21	unde .	defili
	edu	, unc
den	ofine	ine ⁰
dull	Inoc	1efm.
ne-	sed -	
	Section 2.3.3.2: Clarified register to read for anomalous power ratio. Appendix A: Updated drawing.	
	una-	
	and the second s	
	Jefil'	d un
	uno-	
ed	A UNC	nde
		dui.
Inoc		
	Appendix A: Updated drawing. S S Control of the second of the seco	
	sineu ad ul	
	den	
	d une nde	

Proceser anicel undertreed undert Intel® Xeon® Processor E5-2600 v4 Product Family Thermal Mechanical Specification and Design Guide June 2018

6 Marine underned underne

undermed underme



undefined unde

ndefined undefined undefined undefined Introduction

This document provides specifications and guidelines for the design of thermal and mechanical solutions for the Intel[®] Xeon[®] Processor E5 v4 Product Family.

The components and information described in this document include:

- · Thermal profiles and other processor specifications and recommendations
- Processor Mechanical load limits

- To assist board and system thermal mechanical designers
- To assist designers and suppliers of processor heatsinks


Definition of Terms 1.1



Terms and Descriptions (Sheet 1 of 2)

The goals of this document are:	den	
• To assist board and system thermal m	nechanical designers	
 To assist designers and suppliers of pr 	ocessor heatsinks	Indefined
4 UNC	nde	16till
Definition of Terms	d'un	
i.	ne	
erms and Descriptions (Sheet 1 of 2	e) defini	
Term	Description]
Bypass	Bypass is the area between a passive heatsink and any object that can act to form a duct. For this example, it can be expressed as a dimension away from the outside dimension of the fins to the nearest surface.	6
ors unoc	Digital Thermal Sensor reports a relative die temperature as an offset from TCC activation temperature.	undefinee
SC	Fan Speed Control	
ths ndefined unde	Integrated Heat Spreader: a component of the processor package used to enhance the thermal performance of the package. Component thermal solutions interface with the processor at the IHS surface.	
Square ILM	Independent Loading Mechanism that provides the force needed to seat the 2011-LGA package onto the socket contacts and has an 80 x 80mm heatsink mounting hole pattern.	ndefined
Narrow ILM	Independent Loading Mechanism that provides the force needed to seat the 2011-LGA package onto the socket contacts and has a 56 × 94mm heatsink mounting hole pattern.	unden
GA2011-3 Socket	The processor mates with the system board through this surface mount, 2011-contact socket.	
PECI	The Platform Environment Control Interface (PECI) is a one-wire interface that provides a communication channel between Intel processor and chipset components to external monitoring devices.	
Pca undefine	Case-to-ambient thermal characterization parameter (psi). A measure of thermal solution performance using total package power. Defined as $(T_{CASE} - T_{LA}) /$ Total Package Power. Heat source should always be specified for Ψ measurements.	undefine
ssor E5 v4 Product Family Specification and Design Guide	efine	0
ssor E5 v4 Product Family Specification and Design Guide	red unc 7	
under	define	
	4 UNC	

Intel® Xeon® Processor E5 v4 Product Family Thermal Mechanical Specification and Design Guide June 2018



ed undefined undermed Terms and Descriptions (Sheet 2 of 2)

	define	tined	ed un
	Thed undefine	d under	ndefine
(intel	define	sined u	2
atinestle	red unc	ed undefined undefined u	
A uno Table 1-1.	Terms and Descriptions (Sheet 2 of 2)	erine]
	Ψ _{CS}	Description Case-to-sink thermal characterization parameter. A measure of thermal interface material performance using total package power. Defined as (T _{CASE} – T _S) / Total Package Power.	infined und
stimed undefined und	Ψ _{SA}	Sink-to-ambient thermal characterization parameter. A measure of heatsink thermal performance using total package power. Defined as ($T_S - T_{LA}$) / Total Package Power.	ande
defined	T _{CASE}	The case temperature of the processor measured at the geometric center of the topside of the IHS.	
ed unc	T _{CASE_MAX}	The maximum case temperature as specified in a component specification.	
Still	TCC	Thermal Control Circuit: Thermal monitor uses the TCC to reduce the die temperature by using clock modulation and/or operating frequency and input voltage adjustment when the die temperature is very near its operating limits.	undefined und
ed un	T _{CONTROL}	$T_{\rm CONTROL}$ is a static value below TCC activation used as a trigger point for fan speed control. When DTS > $T_{\rm CONTROL}$, the processor must comply to the thermal profile.	U ¹ .
Jefined undefined un	TDP	Thermal Design Power: Thermal solution should be designed to dissipate this target power level. TDP is not the maximum power that the processor can dissipate.	
letin,	Thermal Monitor	A power reduction feature designed to decrease temperature after the processor has reached its maximum operating temperature.	stined un
	Thermal Profile	Line that defines case temperature specification of a processor at a given power level.	under
defined undefined u	NTIM Under	Thermal Interface Material: The thermally conductive compound between the heatsink and the processor case. This material fills the air gaps and voids, and enhances the transfer of the heat from the processor case to the heatsink.	2
defined un	TLA	The measured ambient temperature locally surrounding the processor. The ambient temperature should be measured just upstream of a passive heatsink or at the fan inlet for an active heatsink.	20
	T _{SA}	The system ambient air temperature external to a system chassis. This temperature is usually measured at the chassis air inlets.	undefined u
ad'	under under	A unit of measure used to define server rack spacing height. 1U is equal to 1.75 in, 2U equals 3.50 in, and so forth.	9
ndefined undefined	od undefineo	undefined un	
ndetti	undefine	defined	sined
	ndefined	efined un-	led undefined
8 indefined	undefined undefined undefined und	Intel® Xeon® Processor E5 v4 Product Family Thermal Mechanical Specification and Design Guide June 2018	
lefined L	ined unt	ad under.	



ndefined undefined undefined undefined ned undefined undefined **Reference Documents**

Reference Documents

	ned unc.		ed under.			
ndefi	n ^{ec} 1.2	Reference I			sined une	
led undefi	able 1-2.	Reference Docum	IUC	ed unde		
		Inder	Document Title	define	Document Number	sine
			r E5-1600/2600/4600 v3 Pro and Design Guide (TMSDG)	duct Families - Thermal	330786	uge.
	d unde	Intel® Xeon® Processo Electrical	r E5-2600 v4 Product Family I	Datasheet, Volume One:	333809	-
	inec	Intel® Xeon® Processo Registers	r E5-2600 v4 Product Family I	Datasheet, Volume Two:	333810	-
ned under		Intel® Xeon® Processo	r E5-2600 v4 Product Family 9 el representative for availabili	Specification Update	333811	
		Note: Contact your Int	el representative for availabili	ty.	I	_
		ed unc		s, under		defin
	6	efine			ed	Ult
	ed une		unde.		define	
6	stine				ed ull	
d une			a undefined undefi ed undefined undefi ed undefined unde		define	
inec				od un		
		ndetti		Jefines		
		ed un		4 UNOC		
		Jefine		neo		
	d un		inder		define	
			ed U		d und	
un ^c			defill		sinec	
			dune		nde	
311.		etine		ined t		
		, unoe		oden		il.
				d un.		unoe
		dell		ine		
	d u		unoc		adeth	
	define				dun.	
, un					efines	
			ed un.			
en		1efin				
		, unos		det.		
				du.		Inde
		76/				

Proceser micel undermed uide Intel® Xeon® Processor E5 v4 Product Family Thermal Mechanical Specification and Design Guide June 2018

10 Marined underined underined underined underined underined underined underined underined underined underined

undermed underme



Processor Thermal Specifications and Features

Thermal solutions should be sized such that the processor complies to the T_{CASF} thermal profile all the way up to Thermal Design Power (TDP), because, when all cores are active, a thermal solution sized as such will have the capacity to meet the DTS (Digital Thermal Sensor) thermal profile, by design. When all cores are not active or when Intel Turbo Boost Technology is active, attempting to comply with the DTS thermal profile may drive system fans to speeds higher than the fan speed required to comply with the T_{CASE} thermal profile at TDP.

In cases where thermal solutions are undersized, and the processor does not comply with the T_{CASE} thermal profile at TDP, compliance can occur when the processor power is kept lower than TDP, and the actual T_{CASE} is below the T_{CASE} thermal profile at that lower power.

In most situations, implementation of DTS thermal profile can reduce average fan power and improve acoustics, as compared to $T_{CONTROL}$ -based fan speed control. When DTS < $T_{CONTROL}$, the processor is compliant, and T_{CASE} and DTS thermal profiles can be ignored.

2.1

Margin to Thermal Specification (M)

To simplify processor thermal specification compliance, the processor calculates and reports margin to DTS thermal profile (M) using the following method.

Processor reads firmware programmable values:

1. TCC OFFSET: In-band: TEMPERATURE TARGET[27:24]. BIOS must write in a value before CPL3.

Processor gathers information about itself:

- 1. Processor stores the intercept and slope terms (T_{IA} and Ψ_{PA}) from the DTS Thermal Profile for that particular SKU (one-time read only)
- 2. Processor reads its own energy consumption and calculates power, P
- 3. Processor reads its own temperature, DTS

Finally, processor calculates the margin value (M) to the specification (solid black line in the graph below). The PECI command for reading margin (M) is RdPkgConfig(), Index 10.

M < 0 indicates gap to spec, processor needs more cooling (for example, increase fan speed).


M > 0 this indicates margin to spec, processor is sufficiently cooled.

Graphically, this is represented below. T_{CONTROL} OFFSET is not writable to a register. undefined undefined undefined

undefined undefined un Intel® Xeon® Processor E5 v4 Product Family Thermal Mechanical Specification and Design Guide June 2018







DTS 2.0 processor Margin values can be obtained via PECI or Processor register see documentation below as well as Intel® Xeon® Processor E5-2600 v4 Product Family Datasheet, Volume Two: Registers.

DTS 2.0 Margin From PECI Table 2-1.

	Table 2-1.	DTS 2.0 Margin	From PECI	undefine		adefine	
	Service	Index Value (IV) (decimal)	Parameter Value (word)	RdPkgConfig() Data (dword)	WrPkgConfi g() Data (dword)	Description	
d undefined t		10 ad unde	0×0000	15:0Package Temperature margin in 8.8 format, 32:16 Reserved	N/A undefined U	Package temperature margin with regards to DTS Thermal Profile. Positive indicates thermal margin, and package is less than DTS thermal profile	adefined u
ad undefined	undefined	Indefined und	etined undef	ined undefine	undefined	Package temperature margin with regards to DTS Thermal Profile. Positive indicates thermal margin, and package is less than DTS thermal profile	eo -
uestined	12 undefined	undefine	ened unde	stined undefin	Intel® Xeon® Pr hermal Mechanical Sj	ocessor E5 v4 Product Famil pecification and Design Guid June 201	y e 8



	sined	, UII	60	unde	Jefii.
und	efined unders Table 2-2. DTS	S 2 0 Margin E	Processor Pagist	er: CSR for PACKAGE_THERM_MARGIN	
			IUII FIULESSUI REGISTE	I. USK IUL PACKAGE_TTERW_WARGTN	
	Bus:1 Device:30 Fur	<u>`</u> ```````````````````````````````		ed une	
		<u>`</u> ```````````````````````````````	Default	Description	rined
	Bus:1 Device:30 Fur	nction:00ffset:E0		Description ReservedProtected	defined

stined undefined undefin DTS 2.0 Margin From Processor Register: CSR for PACKAGE THERM MARGIN

DTS 2.0 Thermal Margin CSR is a mirror of MSR (1A1h) PACKAGE_THERM_MARGIN Refer to Intel® Xeon® Processor E5-2600 v4 Product Family Datasheet, Volume Two: Registers for full documentation of MSR 1. and CSR usage and field descriptions

Embedded Server Thermal Profiles 2.2

Network Equipment Building System (NEBS) is the most common set of environmental design guidelines applied to telecommunications equipment. Embedded server SKUs target operation at higher case temperatures and/or NEBS thermal profiles for embedded communications server and storage form factors. The term "Embedded" is used to refer to those segments collectively. Thermal profiles in this section pertain only to those specific Embedded SKUs.

The Nominal Thermal Profile must be used for standard operating conditions or for products that do not require NEBS Level 3 compliance.

The Short-term Thermal Profile may only be used for short-term excursions to higher ambient operating temperatures, not to exceed 96 hours per instance, 360 hours per year, and a maximum of 15 instances per year, as intended by NEBS Level 3.

Operation at the Short-term Thermal Profile for durations exceeding 360 hours per year violate the processor thermal specifications and may result in permanent damage to the processor.

Implementation of the defined thermal profile should result in virtually no TCC activation.


undefined undefin **NEBS T_{CASE} Thermal Profile** 2.2.1

The NEBS thermal profiles help relieve thermal constraints for short-term NEBS conditions. To help with reliability, the processors must meet the nominal thermal profile under standard operating conditions and can only rise up to the short-term specification for the NEBS excursions as explained in the following figure.

in a undefined undefined undefined undefined und Intel® Xeon® Processor E5 v4 Product Family Thermal Mechanical Specification and Design Guide June 2018



Figure 2-2. NEBS T_{CASE} Thermal Profile Example



Notes:

- 1. The nominal thermal profile must be used for all normal operating conditions, or for products that do not require NEBS Level 3 compliance.
- 2. The short-term thermal profile may only be used for short-term excursions to higher ambient operating temperatures, not to exceed 360 hours per year as compliant with NEBS Level 3.
- 3. Implementation of either thermal profile should result in virtually no TCC activation. Utilization of a thermal solution that exceeds the short-term thermal profile, or which operates at the short-term thermal profile for a duration longer than the limits specified in Note 2 above, do not meet the processor thermal specifications and may result in permanent damage to the processor.

2.2.2 **NEBS T_{DTS} Thermal Profile**

ined undefine The thermal solution is expected to be developed in accordance with the T_{CASE} thermal profile. Operational compliance monitoring of thermal specifications and fan speed modulation may be done via the DTS based thermal profile.

These T_{DTS} profiles are fully defined by the simple linear equation:

• $T_{DTS} = PSI_{PA} * P + T_{LA}$

Where:


- PSIPA is the Processor-to-Ambient thermal resistance of the processor thermal solution.
- T_{LA} is the Local Ambient temperature for the Nominal thermal profile.
- T_{LA-ST} designates the Local Ambient temperature for Short-term operation.
- P is the processor power dissipation.

undefined undefined unde The figure below illustrates the general form of the resulting linear graph resulting from:

• $T_{DTS} = PSI_{PA} * P + T_{LA}$.

The slope of a DTS profile assumes full fan speed which is not required over much of the power range. T_{CONTROL} is the temperature above which fans must be at maximum speed to meet the thermal profile requirements. T_{CONTROL} is different for each SKU and may be slightly above or below T_{DTS_MAX} of the DTS nominal thermal profile for a particular SKU. At many power levels on most embedded SKUs, temperatures of the nominal profile are less than T_{CONTROL} as indicated by the blue shaded region in the DTS Figure. As a further simplification, operation at DTS temperatures up to T_{CONTROL} is permitted at all power levels. Compliance to the DTS profile is required for any temperatures exceeding T_{CONTROL}.

Figure 2-3. **NEBS DTS Thermal Profile Example**



Processor Thermal Features

2.3.1 Absolute Processor Temperature

The processor has a software readable field in the TEMPERATURE_TARGET register that contains the minimum temperature at which the Thermal Control Circuit (TCC) will be activated and PROCHOT N will be asserted.

Intel does not test any third-party software that reports absolute processor temperature. As such, Intel cannot recommend the use of software that claims this capability. Since there is part-to-part variation in the TCC (thermal control circuit) activation temperature, use of software that reports absolute temperature may be misleading.

ned undefined undefined un Intel® Xeon® Processor E5 v4 Product Family Thermal Mechanical Specification and Design Guide June 2018

(intel)



2.3.3

Short Duration TCC Activation 2.3.2

fined undefined undefined Systems designed to meet thermal capacity may encounter short durations of throttling, also known as TCC activation, especially when running nonsteady processor stress applications. This is acceptable and is functionally within the intended temperature control parameters of the processor. Such short duration TCC activation is not expected to provide noticeable reductions in application performance, and is typically within the normal range of processor to processor performance variation.

Thermal Design Guidelines

Intel[®] Turbo Boost Technology 2.3.3.1

Intel® Turbo Boost Technology is a feature available on certain Intel® Xeon® Processor E5-2600 v4 Product Family SKUs that opportunistically, and automatically allows the processor to run faster than the marked frequency if the part is operating below certain power and temperature limits. With Turbo Boost enabled, the instantaneous processor power can exceed TDP for short durations resulting in increased performance.

System thermal design should consider the following important parameters (set via BIOS):

- POWER LIMIT 1 (PL1) = average processor power over a long time window (default setting is TDP)
- POWER LIMIT 2 (PL2) = average processor power over a short time window above TDP (short excursions). Maximum allowed by the processor is 20% above TDP for all SKUs (1.2 * TDP). Note that actual power will include IMON inaccuracy.
- POWER LIMIT 1 TIME (Tau) = time constant for the exponential weighted moving average (EWMA) which optimizes performance while reducing thermal risk. (dictates how quickly power decays from its peak)

Please note that although the processor can exceed PL1 (default TDP) for a certain amount of time, the exponential weighted moving average (EWMA) power will never exceed PL1.

A properly designed processor thermal solution is important to maximizing Turbo Boost performance. However, heatsink performance (thermal resistance, Ψ cA) is only one of several factors that can impact the amount of benefit. Other factors are operating environment, workload and system design. With Turbo Mode enabled, the processor ined undefined may run more consistently at higher power levels, and be more likely to operate above T_{CONTROL}, as compared to when Turbo Mode is disabled. This may result in higher acoustics.

Thermal Excursion Power 2.3.3.2

Under fan failure or other anomalous thermal excursions, processor temperature (either T_{CASF} or DTS) may exceed the thermal profile for a duration totaling less than 360 hours per year without affecting long term reliability (life) of the processor. For more typical thermal excursions, Thermal Monitor is expected to control the processor power level as long as conditions do not allow the processor to exceed the temperature at which Thermal Control Circuit (TCC) activation initially occurred.

Under more severe anomalous thermal excursions when the processor temperature cannot be controlled at or below thermal profile by TCC activation, then data integrity is not assured. At some higher thresholds, THERMTRIP_N will enable a shut down in an attempt to prevent permanent damage to the processor.

wined undefined



undefined undefined unde Thermal test vehicles (TTVs) may be used to check anomalous thermal excursion compliance by ensuring that the processor T_{CASE} value, as measured on the TTV, does not exceed $T_{CASE\ MAX}$ at the anomalous power level for the condition of interest, such as fan failure.

> A designer can check anomalous power ratio of an individual part by reading register PCU_CR_PACKAGE_POWER_SKU.PKG_MIN_PWR[25:19] (MSR 0x614 [MSR_PKG_POWER_INFO]) and dividing the value of PKG_MIN_PWR by the SKU TDP (PKG_TDP bits 15:0). Refer to Intel® Xeon® Processor E5-2600 v4 Product Family Data Sheet, Volume Two: Registers for details on how to read that specific register.

2.3.3.3 **Thermal Characterization Parameters**

The case-to-local ambient Thermal Characterization Parameter (Ψ ca) is defined by: $\Psi_{CA} = (T_{CASE} - T_{LA}) / TDP$

Where:

T_{CASE} = Processor case temperature (°C)

 T_{LA} = Local ambient temperature before the air enters the processor heatsink (°C)

TDP = TDP (W) assumes all power dissipates through the integrated heat spreader. This inexact assumption is convenient for heatsink design.

 $\Psi_{CA} = \Psi_{CS} + \Psi_{SA}$


Where:

 Ψ cs = Thermal characterization parameter of the TIM (°C/W) is dependent on the thermal conductivity and thickness of the TIM.

 Ψ_{SA} = Thermal characterization parameter from heatsink-to-local ambient (°C/W) is dependent on the thermal conductivity and geometry of the heatsink and dependent on the air velocity through the heatsink fins.

The following figure illustrates the thermal characterization parameters

Figure 2-4 **Thermal Characterization Parameters**



Thermal Mechanical Specification and Design Guide June 2018

18 Annot underined underin

undermed underme



Processor Thermal Specifications

The processor requires a thermal solution to maintain temperatures within operating limits. Any attempt to operate the processor outside these limits may result in permanent damage to the processor and potentially other components within the system. Maintaining the proper thermal environment is key to reliable, long-term system operation.

A complete solution includes both component and system level thermal management features. Component level thermal solutions can include active or passive heatsinks attached to the processor integrated heat spreader (IHS). Typical system level thermal solutions may consist of system fans combined with ducting and venting. Details on reference heatsinks developed for the 1S, 2S, and 4S segments of this platform may be found in the Intel® Xeon® Processor E5-1600 / 2600 / 4600 v3 Product Families Thermal/Mechanical Specification and Design Guide (TMSDG).

Thermal Specifications

3.1ed ur

To allow optimal operation and long-term reliability of Intel processor-based systems, the processor must remain between the minimum and maximum case temperature (T_{CASE}) specifications as defined in the tables in the following subJune 2018sections. Thermal solutions that do not provide sufficient thermal cooling may affect the longterm reliability of the processor and system.

Thermal profiles ensure adherence to Intel reliability requirements.

Intel assumes specific system boundary conditions (system ambient, airflow, heatsink performance / pressure drop, preheat, etc.) for each processor SKU to develop T_{CASF} and DTS thermal specifications. For servers each processor will be aligned to either 1U or 2U system boundary conditions. Customers can use other boundary conditions (for example a better thermal solution with higher ambient) providing they are compliant to those specifications. Furthermore, implementing a thermal solution that violates the thermal profile for extended periods of time may result in permanent damage to the processor or reduced life. The upper point of the thermal profile consists of the TDP and the corresponding T_{CASE} MAX value (x = TDP and y = T_{CASE} MAX) represents a thermal solution design point.

For embedded servers, communications and storage markets, Intel has SKUs that support thermal profiles with nominal and short-term conditions designed to meet NEBS level 3 compliance. For these SKUs, operation at either the nominal or shortterm thermal profiles should result in virtually no TCC activation. Thermal profiles for these SKUs are found in this chapter as well.

Intel recommends that thermal solution designs target the Thermal Design Power (TDP). The Adaptive Thermal Monitor feature is intended to help protect the processor in the event that an application exceeds the TDP recommendation for a sustained time A undefined undefined undefined period. The Adaptive Thermal Monitor feature must be enabled for the processor to remain within its specifications.

inen undefined undefined Intel® Xeon® Processor E5 v4 Product Family Thermal Mechanical Specification and Design Guide June 2018

(intel) red under

3.2

T_{CASE} and DTS Based Thermal Specifications

To simplify compliance to thermal specifications at processor run time, the processor has a DTS based thermal specification. Digital Thermal Sensor outputs a relative die temperature from TCC activation temperature. T_{CASE} -based specifications are used for heatsink sizing while DTS-based specs are used for acoustic and fan speed optimizations while the server is operating. Some SKUs may share the same T_{CASE} thermal profiles but have distinct DTS thermal profiles.

All thermal profiles, whether based on T_{CASE} or DTS, follow the straight-line equation format namely, y = mx + b. Where,


y = temperature (T) in °C

 $m = \text{slope}(\Psi)$

x = power (P) in Watts

b = y-intercept (T_{LA}) (LA = local ambient)

Figure 3-1. Typical Thermal Profile Graph (Illustration Only)




3.3 Thermal Metrology

The minimum and maximum case temperatures (T_{CASE}) specified are measured at the geometric top center of the processor IHS. The following figure illustrates the location where T_{CASE} temperature measurements should be made. The figure also includes geometry guidance for modifying the IHS to accept a thermocouple probe.

20 undefined undefined undefined



T_{CASE} Measurement Location



Server Processor Thermal Profiles and Form **Factors** ned und stined

		2	etinect	I	4	SCALE 4:1		ad V
		led nuc	<i>Notes:</i> 3. All values in mm.		ed under	*		Indefine
defined u	3.4	4	Server Pro Factors	cessor	Therm	nal Pro	files and For	n
UNC	Tab	le 3-1.	Intel Xeon Proce of 3)	ssor E5-26	00 v4 Pro	cessor Fa	mily Thermal Profile	s (Sheet 1
		L	ci ()	¥	6	6	Thermal Profiles	

ined t		Fac	ctors	5	d une				Inder		
undefined L	Tabl	e 3-1. Inte of 3)	l Xeon	511.		00 v4	Proce	ssor Family The		Sheet	undefined un
		ning ser	5		ink	(ວູ)	0.0	Therma	I Profiles	e o	une
undefined un	Category	Processor Number	TDP (W)	Core Count	Assumed Heatsink Form Factor	C1E Disable Offset (TCONTROL	T _{CASE} (°C)	DTS (°C)	DTS max at TDP (°C)	
ndefine		E5-2690 v4	135	14	1U Square	0	10	[0.254*P]+57	[0.365*P]+57	103	du
3 01.	nced	E5-2680 v4	120	14	1U Square	0	10	[0.250*P]+56	[0.367*P]+56	100	definee
	Advanced	E5-2660 v4	105	14	1U Square	0	10	[0.248*P]+54	[0.362*P]+54	92	d un
		E5-2650 v4	105	12	1U Square	0 d V	10	[0.248*P]+54	[0.390*P]+54	95	
d u	nde	E5-2640 v4	90	10	1U Square	0	10	[0.267*P]+52	[0.444*P]+52	92	
indefine	Standard	E5-2630 v4	85	10	1U Square	0	10	[0.271*P]+51	[0.459*P]+51	90	, d
ed U.	S	E5-2620 v4	85	8	1U Square	0	10	[0.271*P]+51	[0.459*P]+51	90	ndefine
	Intel®) Xeon® Processor	E5 v4 Pr	oduct Far	nilv	ined	undef	inec	1	ndefin	ed undefined 1
	Therm June 2	al Mechanical Spec	cification	and Desi	gn Guide	ines			defined		
1efineu					ned u.				d unos		



ed undefined undefined undefined undefined un Intel Xeon Processor E5-2600 v4 Processor Family Thermal Profiles (Sheet 2 of 3)

od und	abl	le 3-1. Inte of 3)	l Xeon)	Proce	ssor E5-26	00 v4		ssor Family The	rmal Profiles (Sheet 2
ined und	Category	Processor Number	TDP (W)	Core Count	Assumed Heatsink Form Factor	C1E Disable Offset (°C)	TCONTROL	Thermal T _{CASE} (°C)	DTS (°C)	DTS max at TDP (°C) (°C)
	Basic	E5-2609 v4	85	8	1U Square	0 110	10	[0.271*P]+51	[0.435*P]+51	88
fined uno	Ba	E5-2603 v4	85	6	1U Square	0	10	[0.259*P]+51	[0.459*P]+51	90
		E5-2699 v4	145	22	2U Square	0	10	[0.193*P]+51	[0.290*P]+51	93
	zed	E5-2698 v4	135	20	1U Square	0	10	[0.239*P]+58	[0.351*P]+58	105 undefine
	Segment Optimized	E5-2697A v4	145	16	2U Square	0	10	[0.186*P]+51	[0.290*P]+51	93
	ment (E5-2697 v4	145	18	2U Square	00 U	10	[0.193*P]+51	[0.324*P]+51	98
ed un	Seg	E5-2695 v4	120	18	1U Square	0	10	[0.233*P]+56	[0.350*P]+56	98
stined un		E5-2683 v4	120	16	1U Square	0	10	[0.233*P]+56	[0.383*P]+56	102
-	zed	E5-2667 v4	135	8	2U Square	0	10	[0.222*P]+50	[0.413*P]+50	102 Indefine
	Optimi	E5-2643 v4	135	6	2U Square	0	10	[0.222*P]+49	[0.444*P]+49	101
	Frequency Optimized	E5-2637 v4	135	4	2U Square	0.0	10	[0.218*P]+49	[0.403*P]+49	97
ed ut	Fred	E5-2623 v4	85	4	1U Square	0	10	[0.259*P]+51	[0.459*P]+51	90
etined V		E5-2623 v4	ined I	Indefi	her		unde	[0.259*P]+51	,d	90 Poduct Family Design Guide June 2018
defined		etines			ined unde				ed undefined	
		mdf	stined	unde				efined undefin		tined undefit
2	22 UN	defined u.			6 ₀ .	efined	uno	Intel® Xeon Thermal Mechanio	® Processor E5 v4 Processor	roduct Family Design Guide June 2018
sineo					ned un				d unos	



ed undefined undefined Intel Xeon Processor E5-2600 v4 Processor Family Thermal Profiles (Sheet 3

le ₁ .			undefi	IUe		d undefined					lefined un
4 unde	ine	e 3-1. Inte	l Xeon		ssor E5-26	unde 00 v4	tineu		ermal Profiles	(Sheet 3	
Jefineo	Category	Processor Number	TDP (W)	Core Count	Assumed Heatsink Form Factor	C1E Disable Offset (°C)	TCONTROL	Therma T _{CASE} (°C)	DTS (°C)	DTS max at TDP (°C)	ndefined un
od unde	Low Power	E5-2650L v4 E5-2630L v4	65 55	14 10	1U Square 1U Square	0	10 10	[0.246*P]+48 [0.273*P]+47	[0.385*P]+48 [0.436*P]+47	73 71	
define	2S Workstation Only	E5-2687W v4	160	12	WS Passive Tower	o une	10	[0.200*P]+44	[0.331*P]+44	97 Simeo	undefined
idefined und	Off Roadmap	E5-2689 v4	165	10	Unique	0	10	[0.139*P]+29	[0.321*P]+29	82	- ed

These values are specified at VccIN_MAX for all processor frequencies. Systems must be designed to ensure the processor is 1. not subjected to any static Vcc and Icc combination wherein VccIN exceeds VccIN_MAX at a specified Icc. Please refer to the electrical loadline specifications.

Thermal Design Power (TDP) should be used as a target for processor thermal solution design. Processor power may exceed 2. TDP for short durations. Please see Section 2.3.3.1, "Intel® Turbo Boost Technology" on page 16. Disabling C1E will result in an automatic reduction of DTSmax so that reliability is still protected. DTSmax will be reduced by

3. the value shown 'C1E Disable Offset'. If thermal design has not been optimized to the reduced DTSmax value, throttling may result. $T_{CONTROL}$ is already an offset to DTSmax, therefore the absolute temp at which the $T_{CONTROL}$ threshold is reached will shift by the same amount.

4.

 Γ_{CASE} Monimum is 0°C. "2S Workstation Only" SKU is intended for dual processor workstations only and uses workstation specific use conditions for uide Pror 5. Jundefined undefined undefined undefined reliability assumptions.

Intel® Xeon® Processor E5 v4 Product Family Thermal Mechanical Specification and Design Guide June 2018



etimed undefined underimed ned undefined undefined u Intel Xeon Processor E5-4600 v4 Product Family T_{CASE} and DTS Thermal Table 3-2. **Profiles, and Correction Factors**

		La Cellina	-		(ວູ)		Thermal	Profiles	33	6
ed un	Category	Processor Number	TDP (W)	Core Count	C1E Disable Offset (°	TCONTROL	d Under T _{CASE} (°C)	DTS (°C)	DTS max at TDP ³ (°C)	undefine
define	Ise	E5-4669 v4	135	22	0	10	[0.239*P]+58	[0.336*P]+58	103	
atimed undefined un	High Performance Dense 4S Glueless	E5-4667 v4	135	18	0	10	[0.233*P]+57	[0.357*P]+57	103	undefined
201	eq	E5-4655 v4	135	8	0	10	[0.241*P]+55	[0.420*P]+55	102	
Jefined undefined w	Frequency Optimized 4S Glueless	E5-4627 v4	135	10	o o	10	[0.237*P]+55	[0.404*P]+55	101	
Ē	sed	E5-4660 v4	120	16	0	10	[0.225*P]+56	[0.358*P]+56	99	defill
	Advanced	E5-4650 v4	105	14	0	10	[0.248*P]+54	[0.371*P]+54	93 610e	d une
aned t	ard	E5-4640 v4	105	12	0	10	[0.248*P]+54	[0.381*P]+54	94	
defined undefined "	Standard	E5-4620 v4	105	10	0	10	[0.238*P]+54	[0.390*P]+54	95	
defines	Basic	E5-4610 v4	105	10	0	10	[0.238*P]+54	[0.390*P]+54	95	

3.

These values are specified at VccIN_MAX for all processor frequencies. Systems must be designed to ensure the processor is not subjected to any static Vcc and Icc combination wherein VccIN exceeds VccIN_MAX at a specified Icc. Please refer to the electrical loadline specifications.

Thermal Design Power (TDP) should be used as a target for processor thermal solution design. Processor power may exceed TDP for short durations. 2.

Disabling C1E will result in an automatic reduction of DTSmax so that reliability is still protected. DTSmax will be reduced by the value shown 'C1E Disable Offset'. If thermal design has not been optimized to the reduced DTSmax value, throttling may result. $T_{CONTROL}$ is already an offset to DTSmax, therefore the absolute temp at which the $T_{CONTROL}$ threshold is reached will shift by the same amount. .na. . amou undefined undefined undefined T_{CASE} Minimum is 0°C. All SKUs assume the 1U square heatsink form factor.

4.

.e 1U s

Jefined undefined Intel® Xeon® Processor E5 v4 Product Family Thermal Mechanical Specification and Design Guide - Hundefil June 2018



der		undefine					defined			ofined un.
defined undefined undefined undefined undefined Table 3-3.	ined				d und	Jefiner	undefined.	ed un	inte	Deer
rined und Table 3-3.	Inte Prof	I Xeon Proc iles, and Co	essor prrecti	E5-1 on Fa	600 v ctors	4 Prod	uct Family T _{CA}	SE and DTS Th	nermal	6.
nder.	b c	Processor Number	TDP (W)	Core Count	C1E Disable Offset (°C)	TCONTROL	Therma T _{CASE} (°C)	DTS (°C)	DTS max at TDP (°C)	d undefined un
od undefine		E5-1680 v4	140	8111	0	10	[0.200*P]+42	[0.421*P]+42	101	
Indefine	Workstation	E5-1660 v4 E5-1650 v4	140 140	8	0	10 10	[0.200*P]+42 [0.193*P]+42	[0.379*P]+42 [0.421*P]+42	95	indefined un
5~		E5-1630 v4	140	4	0	10	[0.193*P]+42	[0.379*P]+42	95	ed unde
efined un		E5-1620 v4	140	4	0 U	10	[0.193*P]+42	[0.379*P]+42	95	
adefined undefined und	Off Roadmap	E5-1607 v4 E5-1603 v4	140 140	4	0	10	[0.193*P]+42 [0.193*P]+42	[0.371*P]+42 [0.364*P]+42	94	. uf

atined undefined undefined Intel Xeon Processor E5-1600 v4 Product Family T_{CASE} and DTS Thermal Profiles, and Correction Factors

Notes:

These values are specified at VccIN_MAX for all processor frequencies. Systems must be designed to ensure the processor is not subjected to any static Vcc and Icc combination wherein VccIN exceeds 1. VccIN_MAX at a specified Icc. Please refer to the electrical loadline specifications.

Thermal Design Power (TDP) should be used as a target for processor thermal solution design. Processor power may exceed TDP for short durations. 2.

Disabling C1E will result in an automatic reduction of DTSmax so that reliability is still protected. DTSmax 3. will be reduced by the value shown 'C1E Disable Offset'. If thermal design has not been optimized to the reduced DTSmax value, throttling may result. $T_{CONTROL}$ is already an offset to DTSmax, therefore the absolute temp at which the $T_{CONTROL}$ threshold is reached will shift by the same amount.

4.

 T_{CASE} Minimum is 0°C. All SKUs assume the WS Active Tower heatsink form factor. 5.

Embedded Server Processor Thermal Profiles

Embedded Server processor SKUs target higher case temperatures and/or Network Equipment Building System (NEBS) thermal profiles for embedded communications server and storage form factors. The following thermal profiles pertain only to those specific SKUs. Network Equipment Building System is the most common set of environmental design guidelines applied to telecommunications equipment in the re undefined undefined undefined undefined United States. undefined undefined undef

Intel® Xeon® Processor E5 v4 Product Family Thermal Mechanical Specification and Design Guide June 2018



der				ndef	ine				defined			stined un-
6		Dile 3-4. En					1 efil	ed undefine or Thermal P	d undefined	defined	undefined	Indefined
ndefined un	y	umber		IE	Offset (°C)		4SE (°C)	T _C Therma	ASE al Profile	DTS Ther	mal Profile	ofined und
	Category	Processor Number	TDP (W)	Core Count	C1E Disable Of	TCONTROL	Maximum T _{CASE}	T _{CASE} (°C) (Nominal)	T _{CASE} (°C) (Short Term)	T _{DTS} (°C) (Nominal)	T _{DTS} (°C) (Short Term)	unde.
	4S	E5-4628L v4	75	14	0	20	87	[0.267*P]+52	[0.267*P]+67	[0.387*P]+ 52	[0.387*P]+67	1
ed u.	ed	E5-2658 v4	105	14	0	20	91	[0.229*P]+52	[0.229*P]+67	[0.333*P]+52	[0.333*P]+67	1
andefille	Advanced	E5-2648L v4	75	14	oin	20	87	[0.267*P]+52	[0.267*P] +67	[0.387*P]+52	[0.387*P]+67	ined un
	Ind	E5-2628L v4	75	12	0	20	87	[0.267*P]+52	[0.267*P]+67	[0.400*P]+52	[0.400*P]+67	dein
	Standard	E5-2618L v4	75	10	0	20	87	[0.267*P]+52	[0.267*P]+67	[0.440*P]+52	[0.440*P]+67	Un
	Basic	E5-2608L v4	50	8	0	10	94	[0.540*P]+52	[0.540*P]+67	[0.700*P]+52	[0.700*P]+67	

etimed undefined underimed Table 3-4. **Embedded Server Processor Thermal Profiles**

Notes:

These values are specified at VccIN_MAX for all processor frequencies. Systems must be designed to ensure the processor is 1. not subjected to any static Vcc and Icc combination wherein VccIN exceeds VccIN_MAX at a specified Icc. Please refer to the electrical loadline specifications.

Thermal Design Power (TDP) should be used as a target for processor thermal solution design at maximum T_{CASE}. Processor power may exceed TDP for short durations. Please see Section 2.3.3.1, "Intel® Turbo Boost Technology" on page 16. 2.

Power specifications are defined at all VIDs found in the Intel® Xeon® Processor E5-2600 v3 Product Family External Design 3. Specification (EDS), Volume Three: Electrical. Processors may be delivered under multiple VIDs for each frequency.

4. The Nominal Thermal Profile must be used for all normal operating conditions or for products that do not require NEBS Level 3 compliance.

26 when when the indefined undefined 5 The Short-Term Thermal Profile may only be used for short-term excursions to higher ambient operating temperatures, not to exceed 96 hours per instance, 360 hours per year, and a maximum of 15 instances per year, as compliant with NEBS Level 3. Operation at the Short-Term Thermal Profile for durations exceeding 360 hours per year violate the processor thermal nage

undefined undefi




ined undefined unde **Processor Mechanical Specifications**

The processor is packaged in a Flip-Chip Land Grid Array package that interfaces with the baseboard via an LGA2011-3 socket. The package consists of a processor mounted on a substrate land-carrier. An integrated heat spreader (IHS) is attached to the package substrate and core and serves as the mating surface for processor component thermal solutions, such as a heatsink. Diagram below shows a sketch of the processor package components and how they are assembled together.

The package components shown below include the following:

- 1. Integrated Heat Spreader (IHS)
- 2. Thermal Interface Material (TIM)
- 3. Processor core (die)
- 4. Package substrate
- 5. Capacitors

Figure 4-1. Processor Package Assembly Sketch



undefined und Notes:

lefined undefi

- Socket and baseboard are included for reference and are not part of processor package.
- Processor package land count may be greater than socket contact count.

Package Size d undefined undefiner


The processor has a single form factor and is compatible with socket 2011-3 (R3) and the reference ILMs. For details on the socket and ILM, see the Intel® Xeon® Processor E5-1600/2600/4600 v3 Product Families - Thermal Mechanical Specification and Design Guide (TMSDG). ned undefined undefined undefinet A undefined undefined undefined

Intel® Xeon® Processor E5 v4 Product Family Thermal Mechanical Specification and Design Guide June 2018



Substrate X-Y dimensions for the package are:

Figure 4-2. Intel® Xeon® Processor E5-2600 v4 Processor Substrate Size



4.2

Package Loading Specifications

Jefined undefined un The following table provides load specifications for the processor package. These maximum limits should not be exceeded during heatsink assembly, shipping conditions, or standard use condition. Exceeding these limits during test may result in component failure. The processor substrate should not be used as a mechanical reference or load bearing surface for thermal solutions.

Table 4-1. **Processor Loading Specifications**

1 efiner	bearing surface for th	hermal solution	ls.	
Table 4-1.	Processor Loading	Specification	s define	
	Parameter	Maximum	Notes	der
	Static Compressive Load	1068 N (240 lbf)	This is the maximum static force that can be applied by the heatsink and Independent Loading Mechanism (ILM).	d Un
undefined	Dynamic Load	540 N (121 lbf)	Dynamic loading is defined as an 11 ms duration average load superimposed on the static load requirement. This load will be a function of the geometry and mass of the enabling components used.	
ed undefined L	2. See the Intel® Xeon	Processor E5-160	mpressive loading in a direction normal to the processor IHS. 20/2600/4600 v3 Product Families - Thermal Mechanical for minimum socket load to engage processor within socket.	indefined

Notes:

> in a undefined undefine Intel® Xeon® Processor E5 v4 Product Family Thermal Mechanical Specification and Design Guide June 2018



ined undefined undef **Processor Mass Specification**

The typical mass of the processor is 45 grams. This mass [weight] includes all the components that are included in the package.

4.4 **Processor Materials**

The table below lists some of the package components and associated materials.

Table 4-2. **Processor Materials**


4.3

Component	Material	
Integrated heat Spreader	Nickel Plated Copper	
Substrate	Halogen Free, Fiber Reinforced Resin	un.
Substrate lands	Gold Plated Copper	ined t
Processor Markings	sined unos	od under

Processor Markings 4.5

The following figure identifies the processor's markings. The figure is a generic representation of text size and placement, and is not to scale.

Figure 4-3. **Processor Markings**



4.6 med un

Package Handling Guidelines

The processor can be inserted into and removed from a socket 15 times. The following table includes a list of guidelines on package handling in terms of recommended A undefined undefined undefined maximum loading on the processor IHS relative to a fixed substrate. These package handling loads may be experienced during heatsink removal.

ned undefined undefined Intel® Xeon® Processor E5 v4 Product Family Thermal Mechanical Specification and Design Guide June 2018



letined undefined undefined Table 4-3. Load Limits for Package Handling

	(intel)	sined une	ed under
Torque 3.6 N-m (31.5 in-lbf) §		under	Jefine
Torque 3.6 N-m (31.5 in-lbf) §	terime	sined c ad un	
Torque 3.6 N-m (31.5 in-lbf) §	Table 4-3. Load Limits for Pack	kage Handling	
Torque 3.6 N-m (31.5 in-lbf) §	Parameter	Maximum Recommended	
Torque 3.6 N-m (31.5 in-lbf) §	Shear	356 N (80 lbf)	
sined under s underined	Tensile	156 N (35 lbf)	defill
sined under s underine	Torque	3.6 N-m (31.5 in-lbf)	4 and
Jundermed undermed un	Inos	dettis	sines
a underfined underfine		d Ullie 3	ge.
A under med unde	atine	, neo d'un	
a underfined underfine	'ge.	efilit	
d undefined unde		nde leftit	
d undermed	21	UI	
d undefined unde			
d undefined unde			
d undefined unde			
d undefined unde	, inc.		
ed underfined underfin		in ^c	Yer
ed underfined underfin			. mo.
ed underfined underfin	leill.		
ed undefined und		10 ⁱ lli	ines
ed undefineed undefine	A UIL		16111
ed undefined und		A UN	
ed underined und			
ed undefined und			
ed undefined und		de	
ed undefined		nue de	
ed undefined und			
ed undefined und			
ed undefined und		AIN	
ed undefined			
ed undefined und	Inos		
ed undefined	d unoc		, un
ed undefined undefined undefined undefined undefined undefined undefined	sined unoc		
ed undefined undefined undefined undefined undefined undefined undefined undefined	defined unoc		
ed undefined undefined u.	undefined unde	terined L	
ed undefin.	d undefined unde	indefined L	defined
ed under ined under	wed undefined unde	d undefined L	ndefine
ed undefined under stined undefin.	Lefined undefined unde	ned undefined t	undefine
eo defined un	adefined undefined unde	offined undefined t	undefinee
defined un	undefined undefined unde	defined undefined t	undefinee
adefine	undefined undefined unde	undefined undefined t	undefinee
ale. Stine	undefined undefined unde	d undefined undefined t	undefinee
	undefined undefined unde	d undefined undefined t	undefinee
	undefined undefined unde	d undefined undefined t	undefinet
	undefined undefined undefined	d undefined undefined c.	undefine

20 A MINING MINING WINDOW WINDOW



med undefined unde

tined undefined undefin Quality, Reliability and **Ecological Requirements**

Use Conditions undefined undefined un 5.1

ndefined unde

Intel evaluates reliability performance based on the use conditions (operating environment) of the end product by using acceleration models.

The use condition environment definitions provided in the tables below are based on speculative use condition assumptions, and are provided as examples only.

ined -	speculative use condition	assumption	s, and are provided	l as examples o	only.			
Indetti		ased on the system enabling boundary condition, the solder ball temperature can vary ad needs to be comprehended for reliability assessment.						
	d V.		uno			der		
	Use Environment	Speculative Stress Condition	Example Use Condition	Example 7 yr. Stress Equivalent	Example 10 yr. Stress Equivalent			
Lefined un	Slow small internal gradient changes due to external ambient (temperature cycle or externally heated) Fast, large gradient on/off to operating temp. (power cycle or internally heated including power save features)	Temperature Cycle	D T = 35 - 44°C (solder joint)	550-930 cycles Temp Cycle (-25°C to 100°C)	780-1345 cycles Temp Cycle (-25°C to 100°C)			
unde	High ambient moisture during low-power state (operating voltage)	THB/HAST	T = 25 -30°C 85%RH (ambient)	110-220 hrs at 110°C 85%RH	145-240 hrs at 110°C 85%RH	stined L.		
	High Operating temperature and short duration high temperature exposures	Bake	T = 95 - 105°C (contact)	700 - 2500 hrs at 125°C	800 - 3300 hrs at 125°C	unde		
	d une		den		define	-		
	Use Spe	eculative Stres	s Condition		Example Use			

					_
	Use Environment	Speculative Stress Conditi	ion	Example Use Condition	
ndefined un	Shipping and Handling	Mechanical Shock System-level Unpackaged	od undern.	Total of 12 drops per system: 2 drops per axis	1
a unoc		Trapezoidal • 25 g velocity change is based on packaged weight	adefines	± direction	lefined L
		e contraction of the second seco	4 UII		nou
		Product Weight (Ibs)	Non-palletized Product Velocity	6	
		< 20 lbs	Change (in/sec)	sin ⁶⁰	
	20	20 to > 40	250	der.	
	since	40 to > 80	225	une	
	9er.	80 to < 100	205	e0	
<i>U</i> ,		100 to < 120 ≥120	175 145		
eq.		2120	125	-	
undefined		Change in velocity is based upon a 0.5 coefficient of restitu		-	
ed une		ad under	undenti		defined
		define			dull
		Nuc		etine	
				nde	
	Intel® Xeon® Pr Thermal Mechani June 2018	rocessor E5 v4 Product Family Ical Specification and Design Guide		ned ulli 31	
ined !		od unoc	Indei		
16/11		sinet	d v		

	inte	shed -	Unc	undefined unr	
ndefined und	Use Environment	Speculative Stress Conditi	Example Use Condition		
	Shipping and Handling	Random Vibration System Level Unpackaged 5 Hz to 500 Hz 2.20 g RMS random • 5 Hz @ 0.001 g2/Hz to 20 Hz @ 0.01 g2/Hz (slope up) • 20 Hz to 500 Hz @ 0.01 g2/Hz (flat)	<u>Total per system:</u> 10 minutes per axis 3 axis	Fined ut	

Idefined unot. 2

undefined un5.2

Intel Reference Component Validation

Intel tests reference components individually and as an assembly on mechanical test boards and assesses performance to the envelopes specified in previous sections by varying boundary conditions.

While component validation shows a reference design is tenable for a limited range of conditions, customers need to assess their specific boundary conditions and perform reliability testing based on their use conditions.

Intel reference components are also used in board functional tests to assess performance for specific conditions.

Board Functional Test Sequence

Each test sequence should start with components (baseboard, heatsink assembly, and so on) that have not previously endured any reliability testing.

Prior to the mechanical shock and vibration test, the units under test should be preconditioned for 72 hours at 45°C. The purpose is to account for load relaxation during burn-in stage.

The test sequence should always start with a visual inspection after assembly, and BIOS/processor/memory test. The stress test should be then followed by a visual inspection and then BIOS/processor/memory test.

5.2.2 Post-Test Pass Criteria Examples

The post-test pass criteria examples are:

- 1. No significant physical damage to the heatsink and retention hardware.
- 2. Heatsink remains seated and its bottom remains mated flat against the IHS surface. No visible gap between the heatsink base and processor IHS. No visible tilt of the heatsink with respect to the retention hardware.
- 3. No signs of physical damage on baseboard surface due to impact of heatsink.
- 4. No visible physical damage to the processor package.
- 5. Successful BIOS/Processor/memory test of post-test samples.
- 6. Thermal compliance testing to demonstrate that the case temperature specification can be met. -undefined undefined undefined und



Recommended BIOS/Processor/Memory Test Procedures

Adefined undefined undefined undefined This test is to ensure proper operation of the product before and after environmental stresses, with the thermal mechanical enabling components assembled. The test shall be conducted on a fully operational baseboard that has not been exposed to any battery of tests prior to the test being considered.

> Testing setup should include the following components, properly assembled and/or connected:

- Appropriate system baseboard.
- Processor and memory.
- All enabling components, including socket and thermal solution parts.

The pass criterion is that the system under test shall successfully complete the checking of BIOS, basic processor functions and memory, without any errors. Intel PC Diags is an example of software that can be utilized for this test.

5.3

Material and Recycling Requirements

Material shall be resistant to fungal growth. Examples of non-resistant materials include cellulose materials, animal and vegetable based adhesives, grease, oils, and many hydrocarbons. Synthetic materials such as PVC formulations, certain polyurethane compositions (for example, polyester and some polyethers), plastics which contain organic fillers of laminating materials, paints, and varnishes also are susceptible to fungal growth. If materials are not fungal growth resistant, then MIL-STD-810E, Method 508.4 must be performed to determine material performance.

Cadmium shall not be used in the painting or plating of the socket. CFCs and HFCs shall not be used in manufacturing the socket.

Any plastic component exceeding 25 gm should be recyclable per the European Blue Angel recycling standards.

Supplier is responsible for complying with industry standards regarding environmental care as well as with the specific standards required per supplier's region. More specifically, supplier is responsible for compliance with the European regulations related to restrictions on the use of Lead and Bromine containing flame-retardants.

Legislation varies by geography, European Union (RoHS/WEEE), China, California, and d undefined so forth.

The following definitions apply to the use of the terms lead-free, Pb-free, and RoHS compliant.

Halogen flame retardant free (HFR-Free) PCB: Current guidance for the socket pad layout supports FR4 and HFR-Free designs.

Lead-free and Pb-free: Lead has not been intentionally added, but lead may still exist as an impurity below 1000 ppm.

RoHS compliant: Lead and other materials banned in RoHS Directive are either (1) A undefined undefined undefined below all applicable substance thresholds as proposed by the EU or (2) an approved/ , os, **§** ned undefined un pending exemption applies.

Intel® Xeon® Processor E5 v4 Product Family Thermal Mechanical Specification and Design Guide June 2018

34 Acros undefined undefin

undermed underme



ndefined unde

Mechanical Drawings

Table A-1.

ndefined undefined


List of Mechanical Drawings

Table A-1. List of Mechanic Figure number Figure A-1 Figure A-2 Figure A-2 undefineed	efines	Title	essor	
Figure A-1	"Package Mechanical Dra	wing (Sheet 1 of 2)"	Jen.	
Figure A-2	* Package Mechanical Dra	wing (Sheet 2 of 2)"	~	
defin				
y une				10
		dui.		inde
defin				
unc	dei		Sin	
ed	d Ullis			
10fill			dui	
mar	Yein		sine	
W.	une		der.	
Sin		eq.		
nder		10fill		
d un.		noc		
		dv.		inos
den.				
une			1iPer in 1	
	4 Une		nde.	
stine	. neo		2 UII.	
nde	16till.			
An.	100-			
	d.		n.	
der		in the second		
4 Une		nde.		
e ^o		dui		
18fm				du.
Inoc	A	e1		
du	1100		der	
			, uns	
76/				

uide Intel® Xeon® Processor E5 v4 Product Family Thermal Mechanical Specification and Design Guide June 2018



Figure A-1. Package Mechanical Drawing (Sheet 1 of 2)



Intel® Xeon® Processor E5 v4 Product Family Thermal Mechanical Specification and Design Guide June 2018






Figure A-2. Package Mechanical Drawing (Sheet 2 of 2)

38 Armon underined underin

undermed underme

Jundenned underned un



Embedded Thermal Solutions

Embedded Server SKUs target higher case temperatures and/or NEBS thermal profiles for embedded communications server and storage form factors. This section describes reference heatsinks for NEBS compliant ATCA (Advanced Telecommunications Computing Architecture) systems. These higher case temperature processors are good for any form factor that needs to meet NEBS requirements.

Performance Targets

ed undefined Table B-1 provides boundary conditions and performance targets for 1U and ATCA heatsinks. These values are used to generate processor thermal specifications and to provide guidance for heatsink design.

Reference Thermal Solution Boundary Conditions Table B-1.

TDP	Heatsink Form Factor ^{4,5}	ψ _{CA} ² (C/W)	T _{LA} ¹ (Nominal/Short-term)	Heat sink Volumetric ³ (mm)
75W	ATCA	0.267	52/67	91.5 x 91.5 x 11.8mm
105W	1U	0.229	52/67	91.5 x 91.5 x 25.5mm

Notes:

B.1

- Local ambient temperature of the air entering the heat sink. 1.
- Max target (mean + 3 sigma + offset) for thermal characterization parameter Section 2.3.3.3, "Thermal 2. Characterization Parameters.
- З Dimensions of heat sink do not include socket or processor.
- 4 All heat sinks are Non-Direct Chassis Attach (DCA) 5.
- See the Intel® Xeon® Processor E5-1600/2600/4600 v3 Product Families Thermal Mechanical


Specification and Design Guide (TMSDG) for standard 1U solutions that do not need to meet NEBS.

Detailed drawings for the ATCA reference heat sink can be found in Section B.2. Table B-1 above specifies Ψ_{CA} and pressure drop targets and Figure B-1 below shows Ψ_{CA} and pressure drop for the ATCA heatsink versus the airflow in linear feet per minute (fpm) provided. Best-fit equations are provided to prevent errors associated with reading the graph.

e undefined undefined undefined undefined Intel® Xeon® Processor E5 v4 Product Family Thermal Mechanical Specification and Design Guide June 2018



Figure B-1. **ATCA Heatsink Performance Curves**



1. Performance shown based on a Intel Xeon processor E5 v4 compatible Thermal Test Vehicle (TTV).

Mechanical Drawings and Supplier Information

The part number below represents Intel reference designs for an ATCA reference heatsink. Customer implementation of these components may be unique and require validation by the customer. Customers can obtain these components directly from the following supplier.

Table B-2. **High Case Temperature Thermal Profile**

following supplier	neo	omer. Customers can obtai	in these com	ponents directly from the	ned ut
Component	Jerai	ture Thermal Profile Description	Supplier PN	Supplier Contact Info	Indefin
ATCA Reference Heatsink Intel P/N: J14286-001		ATCA Copper fin, Copper base, Heat Sink Assembly	1A01YY100	Foxconn/FTC Technology, Inc. www.foxconn.com	2
Mechanical Dra	wing	is List		tined unoc	-
Figure Number	Title			Inder	
Figure B-2	ATCA Reference Heatsink Fin and Base (Sheet 1 of 2)				

Table B-3.

B.2

Mechanical Drawings List

d undefined u	Figure Number	Title	ndell
defill	Figure B-2	ATCA Reference Heatsink Fin and Base (Sheet 1 of 2)	N
unc	Figure B-3	ATCA Reference Heatsink Fin and Base (Sheet 2 of 2)	in ^{eo}
ad undefined undefined u	ndefined un	Title ATCA Reference Heatsink Fin and Base (Sheet 1 of 2) ATCA Reference Heatsink Fin and Base (Sheet 2 of 2)	d undefined undefin
ed undefined unoc	d unde	stined undefined	undefined i
40 Aetined	Indefined	Intel® Xeon® F Thermal Mechanical	Processor E5 v4 Product Family Specification and Design Guide
terined unc		aned under.	June 2018







Figure B-2. ATCA Reference Heatsink Fin and Base (Sheet 1 of 2)

June 2018





Intel® Xeon® Processor E5 v4 Product Family Thermal Mechanical Specification and Design Guide June 2018