FPGA Cyclone® V i SoC

Układy FPGA Cyclone® V mają niższą całkowitą moc w porównaniu z poprzednią generacją, wydajne możliwości integracji logiki, warianty zintegrowanych nadajników i warianty SoC FPGA z systemem twardego procesora (HPS) opartym na ARM*. Rodzina produktów jest zalecana do aplikacji i projektów Intel Edge-Centric.

Wybierz jeden z następujących wariantów: Układy FPGA Cyclone® VE wyłączni z logiką, Układy FPGA Cyclone® V GX z nadajnikami 3,125 Gb/s, Układy FPGA Cyclone® V GT z nadajnikami 6,144 Gb/s, Układy SoC Cyclone® V SE z układem twardego procesora (HPS) opartym na ARM*. i logiki, SoC Cyclone® V SX z nadajnikami HPS opartymi na ARM* i 3,125 Gb/s oraz SoC Cyclone® V ST z nadajnikami HPS opartymi na ARM* i 6,144 Gb/s.

Zobacz też: Oprogramowanie do projektowania układów FPGA Stratix® V, Sklep z projektami, Pliki do pobrania, Społeczność, oraz Wsparcie.

FPGA Cyclone® V i SoC

{"collectionRelationTags":{"relations":{"EXCLUDE":["etm-3bb2fede81914ffabfb7e39c78121719","etm-98109f19d4f24b6dad7442422a995aee","etm-f6e0d09943a943d383e81b5f64a3956c","etm-f98414c18285485aa46a8e4c3802bc70"],"AND":["etm-58B88D63-736F-4841-B20E-16029F600878"],"Child":["732120"]},"featuredIds":[]},"collectionId":"653146","resultPerPage":25.0,"filters":[{"facetId":"ContentType","type":"ContentType","deprecated":true,"name":"ContentType","position":0},{"facetId":"fpgadevicefamily","type":"fpgadevicefamily","deprecated":true,"name":"fpgadevicefamily","position":1},{"facetId":"@stm_10386_pl","field":"stm_10386_pl","type":"specific","basePath":"Curated","displayName":"Curated","deprecated":false,"rootFilter":"","position":2},{"facetId":"lastupdated","type":"lastupdated","deprecated":true,"name":"lastupdated","position":3}],"coveoRequestHardLimit":"1000","accessDetailsPagePath":"/content/www/us/en/secure/design/internal/access-details.html","collectionGuids":["etm-58B88D63-736F-4841-B20E-16029F600878"],"cardView":false,"ignoreSoftware":true,"defaultImagesPath":"/content/dam/www/public/us/en/images/uatable/default-icons","coveoMaxResults":5000,"fpgaFacetRootPaths":"{\"fpgadevicefamily\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Programmable Devices\"],\"quartusedition\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software\"],\"quartusaddon\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software - Add-ons\"],\"fpgaplatform\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® FPGA Platforms\"]}","descendingSortingForNumericalFacetsName":"[\"Intel® Quartus® Prime Pro Edition\",\"Intel® Quartus® Prime Lite Edition\",\"Intel® Quartus® Prime Standard Edition\",\"Quartus® II Subscription Edition\",\"Quartus® II Web Edition\"]","columnsConfiguration":{"idColumn":true,"dateColumn":true,"versionColumn":true,"contentTypeColumn":false,"columnsMaxSize":0},"dynamicColumnsConfiguration":[{"name":"DynamicColumn_id","type":"id","gtv":"ID","width":60,"selected":true},{"name":"DynamicColumn_date","type":"date","gtv":"Data","width":60,"selected":true},{"name":"DynamicColumn_version","type":"version","gtv":"Wersja","width":135,"selected":true}],"curatedFilter":[{"title":"Featured Documents","tags":[{"relationship":"AND","value":"Recommended","id":"etm-a065764d12404422a4010b8396828f63"}]},{"title":"Development Software","tags":[{"relationship":"AND","value":"Development Software","id":"etm-ebfe0f9272ba4af9989d1a08f7494bf0"}]},{"title":"Intellectual Property","tags":[{"relationship":"AND","value":"Intellectual Property","id":"etm-0b7580c08e2b4e9eacf848bf52b528e6"}]},{"title":"Datasheet Group","tags":[{"relationship":"OR","value":"Datasheets","id":"etm-d3b801521ba841da80fdd1a3aae06299"},{"relationship":"OR","value":"Device Overviews","id":"etm-20ef38132a9243a0826bd1e320b198f9"},{"relationship":"OR","value":"Errata","id":"etm-73cf3cc1679b467c94e69dbcdde7fc7f"}]}]}