Intel® Stratix® 10 FPGAs and SoCs deliver breakthrough advantages in performance, power efficiency, density, and system integration: Advantages that are unmatched in the industry. Featuring the revolutionary Intel® Hyperflex™ FPGA Architecture and built on the Intel 14 nm tri-gate process, Intel® Stratix® 10 devices deliver 2X core performance gains over previous-generation, high-performance FPGAs with up to 70% lower power.1
Intel® Stratix® 10 GX FPGAs are designed to meet the high-performance demands of high-throughput systems with up to 10 TFLOPS of floating-point performance and transceiver support up to 28.3 Gbps for chip-module, chip-to-chip, and backplane applications.
Intel® Stratix® 10 TX FPGAs deliver the most advanced transceiver capabilities in the industry by combining H- and E- transceiver tiles. The E-tile provides dual-mode transceiver capabilities, allowing a single transceiver channel to operate up to 56 Gbps in PAM-4 mode or 30 Gbps in NRZ mode. Intel® Stratix® 10 TX FPGAs also support the other breakthrough innovations of the Stratix GX and SX variants.
Intel® Stratix® 10 MX FPGAs combine the programmability and flexibility of Intel® Stratix® 10 FPGAs and SoCs with 3D stacked high-bandwidth memory 2 (HBM2) in a single package. Intel® Stratix® 10 MX FPGAs support both H- and E- transceiver tiles.
Intel® Stratix® 10 devices address the design challenges in next-generation, high-performance systems in wireline and wireless communications, computing, storage, military, broadcast, medical, and test and measurement end markets.
Leveraging Intel's leadership in process technology, Intel® Stratix® 10 devices offer the most power-efficient technologies:
Transceiver tiles (L-, H-, and E-tile) with data rates up to 56 Gbps that deliver 7X bandwidth vs. previous generation FPGAs.1
To address the challenges presented by next-generation systems, Intel® Stratix® 10 FPGAs and SoCs feature the new Intel® Hyperflex™ FPGA Architecture, which delivers 2X the clock frequency performance and up to 70% lower power compared to previous-generation, high-end FPGAs.1
Compatible design tools deliver the highest performance, highest logic utilization, and fastest compile times for high-end FPGA designs.
The Intel® Quartus® Prime Design Software is a multiplatform design environment that easily adapts to your specific needs in all phases of FPGA, CPLD, and SoC designs. The Intel® Quartus® Prime Software delivers the highest performance and productivity for Intel® FPGAs, CPLDs, and SoCs.
Intel® Stratix® 10 FPGAs deliver a breakthrough leap in core performance. Users can now unlock design performance by taking advantage of the innovative capabilities of the Intel® Hyperflex™ FPGA Architecture, reaching breakthrough levels of performance not possible in previous-generation FPGA architectures.
Intel® FPGA SDK for OpenCL™ combines Open Computing Language (OpenCL™), an open standard parallel programming language, with the parallel performance capabilities of an FPGA to provide a powerful solution for system acceleration.
OpenCL™ and the OpenCL™ logo are trademarks of Apple Inc. used by permission by Khronos.2
Get information about hardware solutions and tools offered by Intel to accelerate the design process.
See recommended Intel® Enpirion® power devices and resources for powering Intel® FPGAs.
Decipher Intel® FPGA part numbers, including the significance of certain prefixes and package codes.
Contact an Intel® Authorized Distributor today.
Receive updates on Intel® FPGA products and technology, news, and upcoming events.
Comparison based on Stratix® V vs. Intel® Stratix® 10 using Intel® Quartus® Prime Pro 16.1 Early Beta. Stratix® V Designs were optimized using 3 step optimization process of Hyper-Retiming, Hyper-Pipelining, and Hyper-Optimization in order to utilize Intel® Stratix® 10 architecture enhancements of distributed registers in core fabric. Designs were analyzed using Intel® Quartus® Prime Pro Fast Forward Compile performance exploration tool. For more details, refer to Intel® Hyperflex™ FPGA Architecture Overview White Paper: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/wp/wp-01220-hyperflex-architecture-fpga-socs.pdf. Actual performance users will achieve varies based on level of design optimization applied. Tests measure performance of components on a particular test, in specific systems. Differences in hardware, software, or configuration will affect actual performance. Consult other sources of information to evaluate performance as you consider your purchase. For more complete information about performance and benchmark results, visit www.intel.pl/benchmarks.
OpenCL™ i logo OpenCL™ są znakami towarowymi firmy Apple Inc. użytymi za zgodą Khronos.