Article ID: 000073773 Content Type: Troubleshooting Last Reviewed: 10/22/2013

Why does the avl_ready signal stay low when using the hard memory controller with multi-port front end port widths of 128 bits?

Environment

  • Quartus® II Subscription Edition
    • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description Due to an issue in the hard memory controller in the Quartus® II software version 12.1sp1, the avl_ready signal will stay low if using 128-bit width ports. Calibration may pass successfully, but the controller will not assert the avl_ready signal.
    Resolution

    To work around this issue, it is recommended to use port widths of 64 or less.

    This issue has been fixed in Quartus II software version 13.0sp1.

    Related Products

    This article applies to 1 products

    Cyclone® V GX FPGA

    Need more help?

    Contact support

    Disclaimer

    1

    All postings and use of the content on this site are subject to Intel.com Terms of Use.