Description
This is a known issue. Possible workarounds are listed below:
- Do a read immediately following the write burst.
- Insert idle cycles between the last beat of the burst and the single write. The number of cycles inserted should insure that CAS cycles are complete before the write is seen by the SDRAM controller interface.