Article ID: 000077409 Content Type: Product Information & Documentation Last Reviewed: 04/17/2023

How do I simulate transceiver REFCLK behavior for Intel® Arria®10 and Intel Stratix®10 L/H-Tile devices?

Environment

  • Intel® Quartus® Prime Pro Edition
  • L-Tile H-Tile Transceiver Native PHY Intel® Stratix® 10 FPGA IP
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description

    There are no specific IBIS models for Intel® Arria®10 and Intel Stratix®10 L/H-Tile devices.

    Resolution

    You can simulate transceiver REFCLK behavior for Intel® Arria®10 and Intel Stratix®10 L/H-Tile devices by using the transceiver RX buffer IBIS-AMI model.

    Related Products

    This article applies to 4 products

    Intel® Arria® 10 FPGAs and SoC FPGAs
    Intel® Stratix® 10 GX FPGA
    Intel® Stratix® 10 MX FPGA
    Intel® Stratix® 10 TX FPGA