Article ID: 000078187 Content Type: Troubleshooting Last Reviewed: 09/11/2012

Why do I see unexpected behavior on the rx_pll_locked outputs of the Stratix IV GX transceiver when the CDR is configured in Lock- to-Data (LTD) mode?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description When the Stratix® IV transceiver CDR is configured in Lock-to-Data (LTD) mode, the PFD is inactive and the rx_pll_locked signal toggles randomly thus has no significance.

Related Products

This article applies to 2 products

Stratix® IV FPGAs
Stratix® IV GX FPGA