Description
Yes, Stratix® III devices support single ended reference clocks for the altlvds receiver rx_inclock port only for DPA and Soft-CDR modes. The maximum single ended reference clock frequency specifications are the same as the differential reference clock specifications.
The Stratix III Device Data Sheet: DC and Switching Characteristics (PDF) will be updated in a future release to include the maximum single ended reference clock frequency specifications.