Article ID: 000083960 Content Type: Product Information & Documentation Last Reviewed: 02/06/2014

How can I share On Chip Termination (OCT) calibration blocks if my design exceeds the maximum available?

Environment

BUILT IN - ARTICLE INTRO SECOND COMPONENT
Description

All I/O banks with the same VCCIO can share one OCT calibration block. If your design exceeds the maximum number of available blocks, you can try and direct the Quartus® II fitter to make a connection from the desired OCT calibration block to the specified pins as shown in the example below:

set_instance_assignment –name TERMINATION_CONTROL_BLOCK <desired OCT BLK> -to <pin name>

Related Products

This article applies to 15 products

Cyclone® V GT FPGA
Cyclone® V GX FPGA
Cyclone® V E FPGA
Stratix® V GS FPGA
Cyclone® V SE SoC FPGA
Cyclone® V ST SoC FPGA
Cyclone® V SX SoC FPGA
Arria® V GT FPGA
Arria® V GX FPGA
Arria® V GZ FPGA
Arria® V ST SoC FPGA
Arria® V SX SoC FPGA
Stratix® V E FPGA
Stratix® V GT FPGA
Stratix® V GX FPGA