Article ID: 000084630 Content Type: Troubleshooting Last Reviewed: 12/14/2012

Which devices support hard pre_adder function?

Environment

  • Quartus® II Subscription Edition
  • BUILT IN - ARTICLE INTRO SECOND COMPONENT
    Description Stratix® V, Arria® V, and Cylcone® V device families have pre_adder suport in the DSP Block, when using 18-bit and 27-bit mode.
    Resolution

     

    Related Products

    This article applies to 15 products

    Cyclone® V SX SoC FPGA
    Cyclone® V GT FPGA
    Stratix® V GX FPGA
    Cyclone® V GX FPGA
    Stratix® V GT FPGA
    Stratix® V GS FPGA
    Arria® V GZ FPGA
    Arria® V SX SoC FPGA
    Cyclone® V ST SoC FPGA
    Arria® V ST SoC FPGA
    Arria® V GX FPGA
    Arria® V GT FPGA
    Cyclone® V E FPGA
    Stratix® V E FPGA
    Cyclone® V SE SoC FPGA