Intel® Quartus® Prime Pro Software Timing Analysis – Part 4: I/O Interfaces

View

Intel® FPGA Development Tools Support Intel® FPGA Training Catalog

652837
2021-09-08
Public

Description

This is part 4 of a 5 part course. You will learn the basics of constraining I/O interfaces using the Synopsys* Design Constraints (SDC) format in the Timing Analyzer in the Intel® Quartus® Prime Pro software v. 20.3.

Usage instructions