DisplayPort Intel® FPGA IP User Guide

ID 683273
Date 11/12/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.3.4.3. Build the FPGA Design

In this step, you use a script to build and compile the FPGA design. Type the command:

./runall.tcl ( Intel® Quartus® Prime Standard Edition)

This script basically builds the IPs and software, as well as performs Intel® Quartus® Prime full compilation.