Chip ID Intel FPGA IP Cores User Guide

Download PDF
ID 683336
Date 9/26/2022
Public
Document Table of Contents
Document Table of Contents x
Chip ID Intel® FPGA IP Cores User Guide
Chip ID Intel® FPGA IP Cores User Guide x
Device Support Chip ID Intel® Stratix® 10 FPGA IP Core Chip ID Intel® FPGA IP Cores Chip ID Intel® FPGA IP Cores User Guide Archives Document Revision History for the Chip ID Intel® FPGA IP Cores User Guide
Chip ID Intel® Stratix® 10 FPGA IP Core x
Functional Description Ports Accessing Chip ID Intel® Stratix® 10 FPGA IP through Signal Tap Resetting the Chip ID Intel® Stratix® 10 FPGA IP Core
Chip ID Intel® FPGA IP Cores x
Functional Description Ports Accessing Unique Chip ID Intel® Arria® 10 FPGA IP and Unique Chip ID Intel® Cyclone® 10 GX FPGA IP through Signal Tap Resetting the Chip ID Intel® FPGA IP Core
Chip ID Intel® FPGA IP Cores User Guide

Accessing Chip ID Intel® Stratix® 10 FPGA IP through Signal Tap

When you toggle the readid signal, the Chip ID Intel® Stratix® 10 FPGA IP core starts reading the chip ID from the Intel® Stratix® 10 device. When the chip ID is ready, the Chip ID Intel® Stratix® 10 FPGA IP core asserts the data_valid signal and ends the JTAG access.

Note: Allow a delay equivalent to tCD2UM after full chip configuration before attempting to read the unique chip ID. Refer the respective device datasheet for tCD2UM value.
Level Two Title