eCPRI Intel® FPGA IP User Guide

Download PDF
ID 683685
Date 2/22/2024
Public
Document Table of Contents
Document Table of Contents x
1. Introduction 2. Getting Started 3. IP Parameters 4. Functional Description 5. Interface Overview 6. IP Registers 7. eCPRI Intel FPGA IP User Guide Archives 8. Document Revision History for eCPRI Intel® FPGA IP User Guide
1. Introduction x
1.1. Supported Features 1.2. Device Family Support 1.3. eCPRI Intel® FPGA IP Device Speed Grade Support 1.4. Resource Utilization 1.5. Intel® FPGA IP Core Verification 1.6. Release Information
2. Getting Started x
2.1. Installing and Licensing 2.2. Specifying the IP Core Parameters and Options 2.3. Generated File Structure 2.4. Simulating the IP Core 2.5. Compiling the Full Design and Programming the FPGA
2.2. Specifying the IP Core Parameters and Options x
2.2.1. Reference and System PLL Clock for your IP Design
4. Functional Description x
4.1. Interfaces 4.2. High Level Data Path Flow 4.3. Operation of the eCPRI IP Blocks
4.2. High Level Data Path Flow x
4.2.1. Transmit TX Path 4.2.2. Receive RX Path 4.2.3. Supported Ethernet Variants
4.3. Operation of the eCPRI IP Blocks x
4.3.1. Packet Classifier 4.3.2. Ethernet Header Insertion/Removal 4.3.3. Concatenation/De-concatenation 4.3.4. Header Mapper/De-Mapper 4.3.5. eCPRI IWF Type 0 4.3.6. eCPRI Message 5 Packet Parser 4.3.7. Packet Queue 4.3.8. eCPRI Message Type 4.3.9. Error Handling 4.3.10. RX Throttling
4.3.8. eCPRI Message Type x
4.3.8.1. eCPRI Message Type 0- IQ Data Transfer 4.3.8.2. eCPRI Message Type 1- Bit Sequence Transfer 4.3.8.3. eCPRI Message Type 2- Real Time Control Data 4.3.8.4. eCPRI Message Type 3- Generic Data Transfer 4.3.8.5. eCPRI Message Type 4- Remote Memory Access 4.3.8.6. eCPRI Message Type 5- One-Way Delay Measurement 4.3.8.7. eCPRI Message Type 6- Remote Reset 4.3.8.8. eCPRI Message Type 7- Event Indication 4.3.8.9. eCPRI Message Type 64- 255 Vendor Specific
5. Interface Overview x
5.1. Clock Signals 5.2. Power, Reset, and Firewalls Signals 5.3. TX Time of Day Interface 5.4. RX Time of Day Interface 5.5. Interrupt 5.6. Configuration Avalon® Memory-Mapped Interface 5.7. Ethernet MAC Source Interface 5.8. Ethernet MAC Sink Interface 5.9. External ST Source Interface 5.10. External ST Sink Interface 5.11. eCPRI IP Source Interface 5.12. eCPRI IP Sink Interface 5.13. Miscellaneous Interface Signals 5.14. IWF Type 0 eCPRI Interface 5.15. IWF Type 0 CPRI MAC Interface
5.2. Power, Reset, and Firewalls Signals x
5.2.1. Reset Control and Initialization Flows
5.7. Ethernet MAC Source Interface x
5.7.1. E-tile Hard IP for Ethernet 1588 PTP Signals 5.7.2. 25G Ethernet MAC 1588 PTP Signals 5.7.3. 10G Ethernet MAC 1588 PTP Signals
5.14. IWF Type 0 eCPRI Interface x
5.14.1. IWF Source Interface 5.14.2. IWF Sink Interface
5.15. IWF Type 0 CPRI MAC Interface x
5.15.1. CPRI 32-bit IQ Data TX Interface 5.15.2. CPRI 64-bit IQ Data TX Interface 5.15.3. CPRI 32-bit Ctrl_AxC TX Interface 5.15.4. CPRI 64-bit Ctrl_AxC TX Interface 5.15.5. CPRI 32-bit Vendor Specific TX Interface 5.15.6. CPRI 64-bit Vendor Specific TX Interface 5.15.7. CPRI 32-bit Real-time Vendor Specific TX Interface 5.15.8. CPRI 64-bit Real-time Vendor Specific TX Interface 5.15.9. CPRI Gigabit Media Independent Interface (GMII) 5.15.10. CPRI IP L1 Control and Status Interface
1. Introduction
2. Getting Started
3. IP Parameters
4. Functional Description
5. Interface Overview
6. IP Registers
7. eCPRI Intel FPGA IP User Guide Archives
8. Document Revision History for eCPRI Intel® FPGA IP User Guide

5.15.10. CPRI IP L1 Control and Status Interface

Table 56.  Signals of CPRI IP L1 Control and Status Interface
Signal Name Width (Bits) I/O Direction Description
TX Interface
cpri_nego_bitrate_in[N] 6 Input CPRI line bit rate to be used in next attempt to achieve frame synchronization, encoded according to the following valid values:
  • 6'b000001: 0.6144 Gbps
  • 6'b000010: 1.2288 Gbps
  • 6'b000100: 2.4576 Gbps
  • 6'b000101: 3.0720 Gbps
  • 6'b001000: 4.9150 Gbps
  • 6'b001010: 6.1440 Gbps
  • 6'b010110: 8.11008 Gbps
  • 6'b010000: 9.8304 Gbps
  • 6'b010100: 10.1376 Gbps
  • 6b'011000: 12.16512 Gbps
  • 6'b110000 : 24.33024 Gbps
Note: IWF uses this information to determine the active interface (either 32-bit or 64-bit).
cpri_state_startup_seq[N] 6 Input Indicates the state of the CPRI start-up sequence state machine. This signal has the following valid values:
  • 3'b000: State A: Standby
  • 3'b001: State B: L1 Synchronization
  • 3'b011: State C: Protocol Setup
  • 3'b010: State D: Control and Management Setup
  • 3'b110: State E: Interface and VSS Negotiation
  • 3'b111: State F: Operation
  • 3'b101: State G: Passive Link
Note: Drive clk_csr with the same clock source as CPRI's reconfig_clk.
cpri_state_l1_synch[N] 3 Input
State B condition indicator. Indicates the state of the CPRI receiver L1 synchronization state machine. This signal has the following valid values:
  • 3'b000: XACQ1
  • 3'b001: XACQ2
  • 3'b011: XSYNC1
  • 3'b010: XSYNC2
  • 3'b110: HFNSYNC
cpri_local_lof[N] 1 Input The CPRI IP notifies the loss of frame detection to IWF block. In this case, the state_l1_synch signal indicates the L1 synchronization state machine is in state XACQ1 or XACQ2.
cpri_local_los[N] 1 Input The CPRI IP notifies the loss of frame detection to IWF block. The CPRI IP asserts this flag if it detects excessive 8B/10B or 64B/66B errors.
cpri_sdi_assert[N] 1 Output Indicates that the master service access point (SAP) is not available. Possible causes for this situation are equipment error or that the connected slave IP core is forwarding an SDI request it detected to the current RE CPRI master IP core through a direct connection.
cpri_local_rai[N] 1 Input Indicates that either the cpri_local_lof or the cpri_local_los signal is high; clears when both of those two signals are low. Logical OR of two output signals cpri_local_lof and cpri_local_los.
cpri_reset_assert[N] 1 Output Reset request from the application or from an RE slave to the current RE CPRI master IP core through a direct connection.
cpri_remote_lof[N] 1 Input Indicates LOF received in Z.130.0 control byte from remote CPRI link partner.

In this case the IP core also asserts the remote_lof bit in the FLSAR register at offset 0x2C.

cpri_remote_los[N] 1 Input Indicates LOS received in Z.130.0 control byte from remote CPRI link partner.

In this case the IP core also asserts the remote_los bit in the FLSAR register at offset 0x2C.

cpri_sdi_req[N] 1 Input Indicates remote SAP defect indication received in Z.130.0 control byte from remote CPRI link master. If the current CPRI IP core is an RE slave in a multi-hop configuration, you should connect this output signal directly to the cpri_sdi_assert input signal of the downstream RE master.
cpri_remote_rai[N] 1 Input Asserts when either cpri_remote_lof or cpri_remote_los is asserted, and clears when both cpri_remote_lof and z130_remote_los have the value of 0.

In this case the IP core also asserts the rai_detected bit in the FLSAR register at offset 0x2C.

cpri_reset_req[N]

1 Input If the current IP core is a CPRI link slave, indicates the IP core received a reset request in the Z.130.0 control byte from the remote CPRI link master.

If the current IP core is a CPRI link master, indicates the IP core received a reset acknowledgement in the Z.130.0 control byte from the remote CPRI link slave.

Level Two Title