Intel® Stratix® 10 Low Latency 40G Ethernet Design Example User Guide

Download PDF
ID 683718
Date 1/27/2021
Public
Document Table of Contents
Document Table of Contents x
1. Quick Start Guide 2. Design Example Description 3. Ethernet Toolkit Overview 4. Intel® Stratix® 10 Low Latency 40GbE IP Core User Guide Archives A. Document Revision History for Intel® Stratix® 10 Low Latency 40G Ethernet Design Example User Guide
1. Quick Start Guide x
1.1. Directory Structure 1.2. Simulation Design Example Components 1.3. Hardware Design Example Components 1.4. Generating the Design Example 1.5. Simulating the Intel Stratix 10 LL 40GbE Design Example Testbench 1.6. Compiling and Configuring the Design Example in Hardware 1.7. Testing the Intel Stratix 10 LL 40GbE Hardware Design Example
2. Design Example Description x
2.1. Design Example Behavior 2.2. Design Example Interface Signals 2.3. Intel Stratix 10 LL 40GbE Design Example Registers
3. Ethernet Toolkit Overview x
3.1. Features
1. Quick Start Guide
2. Design Example Description
3. Ethernet Toolkit Overview
4. Intel® Stratix® 10 Low Latency 40GbE IP Core User Guide Archives
A. Document Revision History for Intel® Stratix® 10 Low Latency 40G Ethernet Design Example User Guide

3.1. Features

The Ethernet Toolkit offers the following features when used with hardware design that has standalone Ethernet IP as well as with an Intel® Quartus® Prime generated Ethernet IP design example:
  • Verifies the status of the Ethernet link.
  • Reads and writes to status and configuration registers of the IP.
  • Displays the values of TX/RX status and statistics registers.
  • Ability to assert and deassert IP resets.
  • Verifies the IPs error correction capability.
The Ethernet Toolkit also offers some additional features when used with an Intel® Quartus® Prime generated Ethernet IP design example:
  • Provides access to the example design packet generator.
  • Execute testing procedures to verify the functionality of Ethernet IPs.
  • Enable and disable MAC loopback.
  • Set source and destination MAC addresses.
Related Information
Level Two Title