5G LDPC Intel® FPGA IP User Guide

Download PDF
ID 683107
Date 3/29/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. About the 5G LDPC Intel® FPGA IP 2. Getting Started with the Intel® FPGA IP 3. Designing with the 5G LDPC Intel® FPGA IP 4. 5G LDPC Intel® FPGA IP Functional Description 5. Parameter Optimization for the 5G LDPC IP 6. 5G LDPC IP User Guide Document Archive 7. Document Revision History for the 5G LDPC Intel® FPGA IP User Guide
1. About the 5G LDPC Intel® FPGA IP x
1.1. 5G LDPC Intel® FPGA IP Features 1.2. 5G LDPC Intel® FPGA IP Device Family Support 1.3. 5G LDPC IP Release Information 1.4. 5G LDPC IP Performance and Resource Utilization
2. Getting Started with the Intel® FPGA IP x
2.1. Installing and Licensing Intel® FPGA IP Cores
2.1. Installing and Licensing Intel® FPGA IP Cores x
2.1.1. Intel® FPGA IP Evaluation Mode 2.1.2. 5G LDPC IP IP Timeout Behavior
3. Designing with the 5G LDPC Intel® FPGA IP x
3.1. Generating a 5G LDPC Intel® FPGA IP 3.2. Simulating the 5G LDPC IP RTL 3.3. 5G LDPC Simulation Results
4. 5G LDPC Intel® FPGA IP Functional Description x
4.1. 5G LDPC Decoder 4.2. 5G LDPC Encoder 4.3. Avalon Streaming Interfaces in DSP Intel FPGA IP
4.1. 5G LDPC Decoder x
4.1.1. 5G LDPC Decoder Signals 4.1.2. 5G LDPC Decoder Data Formats 4.1.3. 5G LDPC IP Decoder Parameters
4.2. 5G LDPC Encoder x
4.2.1. 5G LDPC Encoder Signals 4.2.2. 5G LDPC Encoder Data Formats
5. Parameter Optimization for the 5G LDPC IP x
5.1. C++ and MATLAB Software Models
5.1. C++ and MATLAB Software Models x
5.1.1. Running the 5G LDPC IP C++ Models 5.1.2. Running the 5G LDPC Decoder and Encoder MATLAB Model in the Design Example
1. About the 5G LDPC Intel® FPGA IP
2. Getting Started with the Intel® FPGA IP
3. Designing with the 5G LDPC Intel® FPGA IP
4. 5G LDPC Intel® FPGA IP Functional Description
5. Parameter Optimization for the 5G LDPC IP
6. 5G LDPC IP User Guide Document Archive
7. Document Revision History for the 5G LDPC Intel® FPGA IP User Guide

3.2. Simulating the 5G LDPC IP RTL

Verify that the RTL behaves the same as these models.
Before simulating, generate a 5G LDPC design example.
  1. For Synopsys VCS, in the directory /simulation_scripts/synopsys/vcsmx:
    1. Execute source vcsmx_setup.sh.
      After the compilation finishes, it will run the simulation and finish in 100 ps as the default set in the vcsmx_setup.sh.
    2. Execute ./simv
      VCS starts to simulate. At the end of the simulation, a script compares the decoder output with the expected output (decoder only) and you see Simulation passed.
  2. For Mentor ModelSim, in the directory /simulation_scripts/mentor:
    1. Execute vsim.
    2. In the GUI, execute source msim_setup.tcl.
    3. Execute ld to compile the Intel Quartus Prime simulation library, IP design, and testbench files
    4. Execute run -all to start the simulation.
    At the end of the simulation, a script compares the decoder output with the expected output (decoder only) and you see Simulation passed.

    .
  3. For Cadence NCSim, in the directory /simulation_scripts/cadence, execute source ncsim_setup.sh.
    At the end of the simulation, a script compares the decoder output with the expected output (decoder only) and you see Simulation passed.
Related Information
Level Two Title