Intel Programmable Acceleration Card (PAC) with Intel Arria 10 GT FPGA Datasheet

ID 683214
Date 11/02/2018
Public

6. FPGA Factory Image

The FPGA factory image contains FPGA logic to support the accelerators, including the following:
  • The PCIe IP core
  • The Core Cache Interface protocol (CCI-P) fabric
  • DDR4 memory interface controller IP
  • QDR4 memory interface controller IP
  • 10 GbE physical interface and MACs with pass-through connectivity between Parkvale and Fortville
  • The management engine
Specific features of the factory image are listed in the following documents:
  • Intel Acceleration Stack Quick Start Guide for Intel® Programmable Acceleration Card with Intel® Arria® 10 GT FPGA
    Note: Contact your Intel field sales representative for EAP documentation for the Intel PAC with Intel Arria 10 GT FPGA.
  • OPAE Intel FPGA Linux Device Driver Architecture Guide

The 1024 Mb flash memory stores the FPGA factory image. The FPGA factory image cannot be changed in the field.

The factory image can read the FPGA temperature through the Intel Acceleration Stack.

The Intel® Programmable Acceleration Card with Intel® Arria® 10 GT FPGA does not support partial reconfiguration. The FPGA image is a flat image that must be loaded at power up. Reloading the FPGA image requires the server to be power cycled.