Cyclone® 10 GX Device Overview

Download PDF
ID 683485
Date 4/01/2019
Public
Document Table of Contents
Document Table of Contents x
Intel® Cyclone® 10 GX Device Overview
Intel® Cyclone® 10 GX Device Overview x
Key Advantages of Intel® Cyclone® 10 GX Devices Summary of Intel® Cyclone® 10 GX Features Intel® Cyclone® 10 GX Available Options Intel® Cyclone® 10 GX Maximum Resources Intel® Cyclone® 10 GX Package Plan I/O Vertical Migration for Intel® Cyclone® 10 GX Devices Adaptive Logic Module Variable-Precision DSP Block Embedded Memory Blocks Clock Networks and PLL Clock Sources FPGA General Purpose I/O External Memory Interface PCIe Gen1 and Gen2 Hard IP Enhanced PCS Hard IP for Interlaken and 10 Gbps Ethernet Low Power Serial Transceivers Dynamic and Partial Reconfiguration Enhanced Configuration and Configuration via Protocol SEU Error Detection and Correction Power Management Incremental Compilation Document Revision History for Intel® Cyclone® 10 GX Device Overview
Embedded Memory Blocks x
Types of Embedded Memory Embedded Memory Capacity in Intel® Cyclone® 10 GX Devices Embedded Memory Configurations for Single-port Mode
Clock Networks and PLL Clock Sources x
Clock Networks Fractional Synthesis and I/O PLLs
Fractional Synthesis and I/O PLLs x
Fractional Synthesis PLLs I/O PLLs
External Memory Interface x
Memory Standards Supported by Intel® Cyclone® 10 GX Devices
Enhanced PCS Hard IP for Interlaken and 10 Gbps Ethernet x
Interlaken Support 10 Gbps Ethernet Support
Low Power Serial Transceivers x
Transceiver Channels PMA Features PCS Features
PCS Features x
PCS Protocol Support
Dynamic and Partial Reconfiguration x
Dynamic Reconfiguration Partial Reconfiguration
Intel® Cyclone® 10 GX Device Overview

Key Advantages of Intel® Cyclone® 10 GX Devices

Table 2.   Key Advantages of the Intel® Cyclone® 10 GX Device Family

Advantage

Supporting Feature

Enhanced core architecture
  • Built on TSMC's 20 nm process technology
  • Twice the performance of the previous generation of low cost FPGAs
High-bandwidth integrated transceivers
  • Short-reach rates up to 12.5 Gigabits per second (Gbps)
  • Backplane capability up to 6.6 Gbps
  • Hard PCI Express IP blocks supporting up to Gen2 ×4 applications
Improved logic integration and hard IP blocks
  • 8-input adaptive logic module (ALM)
  • Up to 11.74 megabits (Mb) of embedded memory
  • Variable-precision digital signal processing (DSP) blocks
  • Fractional synthesis phase-locked loops (PLLs)
  • Hard memory controllers and PHY up to 1,866 Megabits per second (Mbps)
Advanced power savings
  • Comprehensive set of advanced power saving features
  • Power-optimized MultiTrack routing and core architecture
Level Two Title