AN 830: Intel FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design

Download PDF
ID 683167
Date 5/19/2021
Public
Document Table of Contents
Document Table of Contents x
1. Intel® FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design for Intel® Stratix® 10 Devices
1. Intel® FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design for Intel® Stratix® 10 Devices x
1.1. Features 1.2. Hardware and Software Requirements 1.3. Functional Description 1.4. Hardware Testing 1.5. TCL Script 1.6. Interface Signals 1.7. Configuration Registers and Status Registers 1.8. Regenerating Triple-Speed Ethernet Intel® FPGA IP 1.9. Document Revision History for AN 830: Intel® FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design for Intel® Stratix® 10 Devices
1.3. Functional Description x
1.3.1. Design Components 1.3.2. Clocking Scheme 1.3.3. Reset Scheme
1.4. Hardware Testing x
1.4.1. Test Case—Internal MAC Loopback 1.4.2. Test Case— Avalon® Streaming Reverse Loopback
1.5. TCL Script x
1.5.1. Configuration Script 1.5.2. Ethernet Packet Generator Script
1. Intel® FPGA Triple-Speed Ethernet and On-Board PHY Chip Reference Design for Intel® Stratix® 10 Devices

1.1. Features

  • Single-channel Triple-Speed Ethernet Intel® FPGA IP operating at data rate of 10/100/1000 Mbps.
  • Implementation of the SGMII auto-negotiation feature in order to communicate with on-board PHY chip.
  • Sequential random burst test is supported in the hardware test and users are allowed to configure the number of packets, payload-data pattern, packet length, source MAC address, and destination MAC address of each burst.
  • Support for Ethernet packet transmission and reception through internal MAC loopback path or Avalon® streaming reverse loopback path.
  • Support for packet monitoring on both TX and RX data paths.
  • Support for packet statistics report on both MAC transmitter (TX) and MAC receiver (RX).
  • Support for System Console user interface. Users can make use of this TCL-based interface to dynamically configure and monitor any registers in this reference design.
Level Two Title