Video and Vision Processing Suite Intel® FPGA IP User Guide

ID 683329
Date 8/08/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

30.2. Video Streaming FIFO IP Parameters

Table 516.  Video Streaming FIFO IP Parameters
Parameter Value Description
Bits per color sample 8 to 16 Select the number of bits per color sample.
Number of color planes 1 to 4 Select the number of color planes per pixel.
Number of pixels in parallel 1 to 8 Select the number of pixels in parallel.
Dual clock On or off Turn on to operate the FIFO buffer with dual clocks.
FIFO depth 32, 64, 128, 256, 1024, 2048 Specify the depth of the FIFO buffer in words (beats of data).
Pipeline ready signals On or off Turn on to add extra pipeline registers to the AXI4-S tready signals.