Video and Vision Processing Suite Intel® FPGA IP User Guide

ID 683329
Date 12/12/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
1. About the Video and Vision Processing Suite 2. Getting Started with the Video and Vision Processing IPs 3. Video and Vision Processing IPs Functional Description 4. Video and Vision Processing IP Interfaces 5. Video and Vision Processing IP Registers 6. Video and Vision Processing IPs Software Programming Model 7. Protocol Converter Intel® FPGA IP 8. 3D LUT Intel® FPGA IP 9. AXI-Stream Broadcaster Intel® FPGA IP 10. Chroma Key Intel® FPGA IP 11. Chroma Resampler Intel® FPGA IP 12. Clipper Intel® FPGA IP 13. Clocked Video Input Intel® FPGA IP 14. Clocked Video to Full-Raster Converter Intel® FPGA IP 15. Clocked Video Output Intel® FPGA IP 16. Color Space Converter Intel® FPGA IP 17. Deinterlacer Intel® FPGA IP 18. FIR Filter Intel® FPGA IP 19. Frame Cleaner Intel® FPGA IP 20. Full-Raster to Clocked Video Converter Intel® FPGA IP 21. Full-Raster to Streaming Converter Intel® FPGA IP 22. Genlock Controller Intel® FPGA IP 23. Generic Crosspoint Intel® FPGA IP 24. Genlock Signal Router Intel® FPGA IP 25. Guard Bands Intel® FPGA IP 26. Interlacer Intel® FPGA IP 27. Mixer Intel® FPGA IP 28. Pixels in Parallel Converter Intel® FPGA IP 29. Scaler Intel® FPGA IP 30. Stream Cleaner Intel® FPGA IP 31. Switch Intel® FPGA IP 32. Tone Mapping Operator Intel® FPGA IP 33. Test Pattern Generator Intel® FPGA IP 34. Video Frame Buffer Intel® FPGA IP 35. Video Streaming FIFO Intel® FPGA IP 36. Video Timing Generator Intel® FPGA IP 37. Warp Intel® FPGA IP 38. Design Security 39. Document Revision History for Video and Vision Processing Suite User Guide

31.3.2. Switch IP Interfaces

Table 513.  Switch IP Interfaces
Name Direction Width Description
Clocks and resets
main_clock_clk Input 1 AXI4-S processing clock.
main_reset_rst Input 1 AXI4-S processing reset.
agent_clock_clk Input 1 Optional control agent interface clock.
agent_reset_reset Input 1 Optional control agent interface reset.
Control interfaces
av_mm_control_agent_address Input 7 Avalon memory-mapped agent address
av_mm_control_agent_write Input 1 Avalon memory-mapped agent write.
av_mm_control_agent_writedata Input 32 Avalon memory-mapped agent write data.
av_mm_control_agent_byteenable Input 4 Avalon memory-mapped agent byte enable.
av_mm_control_agent_read Input 1 Avalon memory-mapped agent read.
av_mm_control_agent_readdata Output 32 Avalon memory-mapped agent read data.
av_mm_control_agent_readdatavalid Output 1 Avalon memory-mapped agent read.
av_mm_control_agent_waitrequest Output 1 Avalon memory-mapped agent wait request.

Intel FPGA streaming video interfaces

Input interface number N (1 <= N < 8)

axi4s_vid_in_N_tdata Input 78 AXI4-S data in.
axi4s_vid_in_N_tvalid Input 1 AXI4-S data valid.
axi4s_vid_in_N_tuser[0] Input 1 AXI4-S start of video frame.
axi4s_vid_in_N_tuser[1] Input 1 AXI4-S control or data packet.
axi4s_vid_in_N_tuser[TUSERW-1:2] Input 79 Unused.
axi4s_vid_in_N_tlast Input 1 AXI4-S end of packet.
axi4s_vid_in_N_tready Output 1 AXI4-S data ready.

Output interface number

M (1 <= M < 8)

axi4s_vid_out_M_tdata Output 78 AXI4-S data in.
axi4s_vid_out_M_tvalid Output 1 AXI4-S data valid.
axi4s_vid_out_M_tuser[0] Output 1 AXI4-S start of video frame.
axi4s_vid_out_M_tuser[1] Output 1 AXI4-S control or data packet.
axi4s_vid_out_M_tuser[TUSERW-1:2] Output 79 Unused.
axi4s_vid_out_M_tlast Output 1 AXI4-S end of packet.
axi4s_vid_out_M_tready Input 1 AXI4-S data ready.
78

The equation gives all tdata widths sizes in these interfaces:

max (floor(((bits per color sample x number of color planes x pixels in parallel)+ 7) / 8) x 8, 16)

79

The equation gives all tuser widths sizes in these interfaces TUSERW =ceil (tdata width/ 8)

79