Video and Image Processing Suite User Guide

ID 683416
Date 2/12/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

21. Switch II IP Core

The Switch II IP core enables the connection of input video streams to output video streams.

You can configure the connections at run time through a control input.

The Switch II IP core offers the following features:
  • Connects up to twelve input videos to twelve output videos.
  • Does not combine streams.
  • Each input to the IP core drives multiple outputs.
  • Each output is driven by one input.
  • Any input can be disabled when not routed to an output.
  • Programs each disabled input to be in either stall or consume mode.
    • A stalled input pulls its ready signal low.
    • A consumed input pulls its ready signal high.
  • Supports up to 8 pixels per transmission.

The routing configuration of the Switch II IP core is run-time configurable through the use of an Avalon-MM slave control port. You can write to the registers of the control port at anytime but the IP core loads the new values only when it is stopped. Stopping the IP core causes all the input streams to be synchronized at the end of an Avalon-ST Video image packet.

You can load a new configuration in one of the following ways:

  • Writing a 0 to the Go register, waiting for the Status register to read 0 and then writing a 1 to the Go register.
  • Writing a 1 to the Output Switch register performs the same sequence but without the need for user intervention. This the recommended way to load a new configuration.
Note: The status bit in the Switch II IP core's Status register is different from the status bit of the other VIP IP cores. The standard status indication has little value for this IP core because it potentially has multiple video streams passing through the core. For this reason, if the status of the video processing is required for synchronization purposes, use the status bit value(s) from the block(s) either upstream or downstream of the Switch II IP core.